### **Features**

- 32-Mbit Flash and 8-Mbit PSRAM
- Single 66-ball (8 mm x 10 mm x 1.2 mm) CBGA Package
- 2.7V to 3.6V Operating Voltage

#### Flash

- Single Voltage Read/Write Operation: 2.65V to 3.6V
- Access Time 70 ns
- Sector Erase Architecture
  - Sixty-three 32K Word (64K Bytes) Sectors with Individual Write Lockout
  - Eight 4K Word (8K Bytes) Sectors with Individual Write Lockout
- Fast Word Program Time 10 μs
- Fast Sector Erase Time 100 ms
- Suspend/Resume Feature for Erase and Program
  - Supports Reading and Programming from Any Sector by Suspending Erase of a Different Sector
  - Supports Reading Any Byte/Word in the Non-suspending Sectors by Suspending Programming of Any Other Byte/Word
- Low-power Operation
  - 10 mA Active
  - 15 µA Standby
- Data Polling, Toggle Bit, Ready/Busy for End of Program Detection
- VPP Pin for Write Protection and Accelerated Program Operation
- RESET Input for Device Initialization
- Sector Lockdown Support
- Top or Bottom Boot Block Configuration Available
- 128-bit Protection Register
- Minimum 100,000 Erase Cycles
- Common Flash Interface (CFI)

#### **PSRAM**

- 8-megabit (512K x 16)
- 2.7V to 3.6V V<sub>CC</sub>
- 70 ns Access Time
- Extended Temperature Range
- ISB0 < 10 µA when Deep Power-Down

Device Number	Flash Boot Location	Flash Plane Configuration	PSRAM Configuration	
AT52BC3221D	Bottom	32M (2M x 16)	8M (512K x 16)	
AT52BC3221DT	Тор	32M (2M x 16)	8M (512K x 16)	

### Flash & PSRAM Datasheets

Datasheets	PDF File
32M Flash Memory: AT49BV322D(T)	Acrobat Document
8M PSRAM: 1BCMP0817BX1	Acrobat Document



32-megabit
Flash +
8-megabit
PSRAM
Stack Memory

AT52BC3221D AT52BC3221DT

**Preliminary** 






# 1. Pin Configuration


Pin Name	Function
A0 - A18, A19 - A20	Common Address Input for 8M PSRAM/Flash, Flash Address Input
CE	Flash Chip Enable
ŌĒ	Flash Output Enable
WE	Flash Write Enable
RESET	Flash Reset
RDY/BUSY	Flash READY/BUSY Output
VPP	Flash Power Supply for Accelerated Program Operation
VCC	Flash Power
GND	Flash Ground
I/O0 - I/O15	Data Inputs/Outputs
NC	No Connect
PLB	PSRAM Lower Byte
PUB	PSRAM Upper Byte
PVCC	PSRAM Power
PGND	PSRAM Ground
PCS1	PSRAM Chip Select 1
ZZ	Low Power Modes
PWE	PSRAM Write Enable
POE	PSRAM Output Enable

# 2. AT52BC3221D(T) (Top View)

2



### 3. Block Diagram



## 4. Description

The AT52BC3221D(T) combines a 32-megabit Flash (2M x 16) and an 8-megabit PSRAM (organized as 512K x 16) in a stacked 66-ball CBGA package. The stacked modules operate at 2.7V to 3.6V in the extended temperature range.

### 5. Absolute Maximum Ratings

Temperature under Bias55°C to	+85° C
Storage Temperature55° C to -	+150° C
All Input Voltages except V <sub>PP</sub> (including NC Pins) with Respect to Ground0.2V to V <sub>CC</sub>	<sub>C</sub> +0.3V
Voltage on V <sub>PP</sub> with Respect to Ground0.2V to -	+ 10.0V
All Output Voltages with Respect to Ground0.2V to V <sub>CC</sub>	<sub>C</sub> +0.3V

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 6. DC and AC Operating Range

	AT52BC3221D(T)-70CU
Operating Temperature (Case)	-30° C - 85° C
V <sub>CC</sub> Power Supply	2.7V to 3.6V





## 7. Flash Operating Modes

Mode	CE	ŌĒ	WE	RESET	<b>V</b> <sub>PP</sub> <sup>(2)</sup>	Ai	1/0	PSRAM Operation	
Read	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	Х	Ai	D <sub>OUT</sub>		
Program/Erase	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IH}$	V <sub>IHPP</sub> <sup>(3)</sup>	Ai	D <sub>IN</sub>		
Drogram Inhihit	$V_{IL}$	X	$V_{IH}$	$V_{IH}$	X			PSRAM	
Program Inhibit	$V_{IL}$	Χ	Х	Х	$V_{\rm ILPP}^{(4)}$			Must Be High-Z	
Software Product	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	A0 = V <sub>IL</sub> , A1 - A20 = V <sub>IL</sub>	Manufacturer Code	High-Z	
identification						$A0 = V_{IH}, A1 - A20 = V_{IL}$	Device Code		
Standby/Program Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	V <sub>IH</sub>	Х	×	High Z	Any PSRAM	
Output Disable	Х	V <sub>IH</sub>	Х	V <sub>IH</sub>	Х		High Z	Operation is Allowed	
Reset	Х	Х	Х	V <sub>IL</sub>	Х	X	High Z	7	

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>

2. The VPP pin can be tied to  $V_{CC}$ . For faster program operations,  $V_{PP}$  can be set to 9.5V  $\pm$  0.5V.

3.  $V_{IHPP}$  (min) = 1.65V

4.  $V_{ILPP}$  (max) = 0.4V

# 8. Functional Description

PCS1	ZZ	POE	PWE	PLB	PUB	I/O0 - 7	I/O8 - 15	Mode	Power	Flash Operation								
Н	Н	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	High-Z	High-Z	Deselected	Standby	Any Flash								
X <sup>(1)</sup>	L	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	High-Z	High-Z	Deselected	Low-power Modes	Operation Allowed								
X <sup>(1)</sup>	Н	X <sup>(1)</sup>	X <sup>(1)</sup>	Н	Н	High-Z	High-Z	Deselected	Standby									
	Н	Н	Н	L	X <sup>(1)</sup>	High-Z	High-Z	Output Disabled	Active									
L	Н	Н	Н	X <sup>(1)</sup>	L	High-Z	High-Z	Output Disabled	Active									
						L H	Н					L	Н	D <sub>OUT</sub>	High-Z	Lower Byte Read	Active	
		L	L H	Н	Н			Н	L	High-Z	D <sub>OUT</sub>	Upper Byte Read	Active	Flash Must Be High Z				
				L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	Word Read	Active	50 mgm 2								
L	Н			L	Н	D <sub>IN</sub>	High-Z	Lower Byte Write	Active									
		X <sup>(1)</sup> L	L	Н	L	High-Z	D <sub>IN</sub>	Upper Byte Write	Active									
				L	L	D <sub>IN</sub>	D <sub>IN</sub>	Word Write	Active									

Note: 1. X means don't care (must be low or high state).

# ■ AT52BC3221D(T) Preliminary

# 9. Ordering Information

## 9.1 Green Package (Pb/Halide-free)

t <sub>ACC</sub> (ns)	Ordering Code	Flash Boot Block	Flash Plane Architecture	PSRAM	Package	Operation Range
70	AT52BC3221D-70CU	Bottom	32M – Single Bank	512K x 16	66C5	Extended
70	AT52BC3221DT-70CU	Тор	32M – Single Bank	3121( ) 10	0003	(-30° to 85°C)


	Package Type
66C5	66-ball, Plastic Chip-size Ball Grid Array Package (CBGA)





## 10. Packaging Information

### 10.1 66C5 - CBGA



# 11. Revision History

Revision No.	History
Revision A – July 2006	Initial Release





### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### Regional Headquarters

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High-Speed Converters/RF Datacom

Avenue de Rochepleine BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2006 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.