#### **Features**

- 32-Mbit Flash and 4-Mbit/8-Mbit SRAM
- Single 66-ball 8 mm x 11 mm CBGA Package
- 2.7V to 3.3V Operating Voltage

#### Flash

- 2.7V to 3.3V Read/Write
- Access Time 85, 90, 110 ns
- Sector Erase Architecture
  - Sixty-three 32K Word (64K Byte) Sectors with Individual Write Lockout
  - Eight 4K Word (8K Byte) Sectors with Individual Write Lockout
- Fast Word Program Time 20 μs
- Fast Sector Erase Time 200 ms
- Dual-plane Organization, Permitting Concurrent Read while Program/Erase Memory Plane A: Eight 4K Word and Fifteen 32K Word Sectors Memory Plane B: Forty-eight 32K Word Sectors
- Erase Suspend Capability
  - Supports Reading/Programming Data from Any Sector by Suspending Erase of Any Different Sector
- Low-power Operation
  - 25 mA Active
  - 10 µA Standby
- Data Polling, Toggle Bit, Ready/Busy for End of Program Detection
- VPP Pin for Accelerated Program/Erase Operations
- RESET Input for Device Initialization
- Sector Lockdown Support
- Top or Bottom Boot Block Configuration Available
- 128-bit Protection Register

#### SRAM

- 4-megabit (256K x 16)/8-megabit (512K x 16)
- 2.7V to 3.3V V<sub>CC</sub>
- 70 ns Access Time
- Fully Static Operation and Tri-state Output
- 1.2V (Min) Data Retention
- Industrial Temperature Range

Device Number	Flash Boot Location	Flash Plane Architecture	SRAM Configuration
AT52BR3244	Bottom	24M + 8M	256K x 16
AT52BR3244T	Тор	24M + 8M	256K x 16
AT52BR3248	Bottom	24M + 8M	512K x 16
AT52BR3248T	Тор	24M + 8M	512K x 16



32-megabit
(2M x 16) Flash
+ 4-megabit
(256K x 16)/
8-megabit
(512K x 16)
SRAM
Stack Memory

AT52BR3244 AT52BR3244T AT52BR3248 AT52BR3248T


Not Recommended for New Designs. New Designs Should Use AT52BR3224(T)/3228(T)







## AT52BR3244(T)/ AT52BR3248(T) (Top View)




# **Pin Configurations**

Pin Name	Function
A0 - A20	Addresses
CE	Flash Chip Enable
ŌĒ	Flash Output Enable
WE	Flash Write Enable
RESET	Flash Reset
RDY/BUSY	Flash READY/BUSY Output
VPP	Flash Power Supply for Accelerated Program/Erase Operations
VCC	Flash Power
GND	Flash Ground
I/O0 - I/O15	Data Inputs/Outputs
NC	No Connect
SLB	SRAM Lower Byte
SUB	SRAM Upper Byte
SVCC	SRAM Power
SGND	SRAM Ground
SCS1	SRAM Chip Select 1
SCS2	SRAM Chip Select 2
SWE	SRAM Write Enable
SOE	SRAM Output Enable

#### **Description**

The AT52BR3244(T) combines a 32-megabit Flash (2M x 16) and a 4-megabit SRAM in a stacked 66-ball CBGA package. The AT52BR3248(T) combines a 32-megabit Flash (2M x 16) and a 8-megabit SRAM in a stacked 66-ball CBGA package. The devices operate at 2.7V to 3.3V in the industrial temperature range. They use a 32-megabit Flash with dual plane architecture for concurrent read/write operations. It is organized as 24M + 8M for planes A and B, respectively. The 4-megabit SRAM is organized as 256K x 16, while the 8-megabit SRAM is organized as 512K x 16.

#### **Block Diagram**



## **Absolute Maximum Ratings**

Temperature under Bias40°C to -	+85°C
Storage Temperature55°C to +	150°C
All Input Voltages except V <sub>PP</sub> and RESET (including NC Pins) with Respect to Ground0.2V to	+3.3V
Voltage on V <sub>PP</sub> with Respect to Ground0.2V to +	6.25V
Voltage on RESET with Respect to Ground0.2V to +	13.5V
All Output Voltages with Respect to Ground0.2V to	+0.2V

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **DC and AC Operating Range**

		AT52BR3244(T)-85, -90	AT52BR3248(T)-85, -90
Operating Temperature (Case)	Industrial	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		2.7V to 3.3V	2.7V to 3.3V





# 32-megabit Flash Description

The 32-megabit Flash memory is organized as 2,097,152 words of 16 bits each or 4,194,304 bytes of 8 bits each. The x16 data appears on I/O0 - I/O15; the x8 data appears on I/O0 - I/O7. The memory is divided into 71 sectors for erase operations. The device has  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  control signals to avoid any bus contention. This device can be read or reprogrammed using a single 2.7V power supply, making it ideally suited for insystem programming.


The device powers on in the read mode. Command sequences are used to place the device in other operation modes such as program and erase. The device has the capability to protect the data in any sector (see Sector Lockdown section).

The device is segmented into two memory planes. Reads from memory plane B may be performed even while program or erase functions are being executed in memory plane A and vice versa. This operation allows improved system performance by not requiring the system to wait for a program or erase operation to complete before a read is performed. To further increase the flexibility of the device, it contains an Erase Suspend feature. This feature will put the erase on hold for any amount of time and let the user read data from or program data to any of the remaining sectors within the same memory plane. There is no reason to suspend the erase operation if the data to be read is in the other memory plane. The end of a program or an erase cycle is detected by the Ready/Busy pin, Data Polling or by the toggle bit.

The VPP pin provides faster program/erase times. With  $V_{PP}$  at 5.0V or 12.0V, the program and erase operations are accelerated.

A six-byte command (Enter Single Pulse Program Mode) sequence to remove the requirement of entering the three-byte program sequence is offered to further improve programming time. After entering the six-byte code, only single pulses on the write control lines are required for writing into the device. This mode (Single Pulse Word Program) is exited by powering down the device, or by pulsing the  $\overline{\text{RESET}}$  pin low for a minimum of 50 ns and then bringing it back to  $V_{CC}$ . Erase and Erase Suspend/Resume commands will not work while in this mode; if entered they will result in data being programmed into the device. It is not recommended that the six-byte code reside in the software of the final product but only exist in external programming code.

# 32-megabit Flash Memory Block Diagram







#### **Device Operation**

**READ:** The 32-megabit Flash is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins are asserted on the outputs. The outputs are put in the high-impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

**COMMAND SEQUENCES:** When the device is first powered on it will be reset to the read or standby mode, depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) and  $\overline{\text{OE}}$  high. The address is latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ . Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

**RESET**: A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high-impedance state. When a high level is reasserted on the RESET pin, the device returns to the read or standby mode, depending upon the state of the control inputs.

**ERASURE:** Before a word can be reprogrammed, it must be erased. The erased state of memory bits is a logical "1". The entire device can be erased by using the Chip Erase command or individual sectors can be erased by using the Sector Erase command.

**CHIP ERASE:** The entire device can be erased at one time by using the six-byte chip erase software code. After the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time to erase the chip is  $t_{\text{FC}}$ .

If the sector lockdown has been enabled, the chip erase will not erase the data in the sector that has been locked out; it will erase only the unprotected sectors. After the chip erase, the device will return to the read or standby mode.

**SECTOR ERASE:** As an alternative to a full chip erase, the device is organized into 71 sectors (SA0 - SA70) that can be individually erased. The Sector Erase command is a six-bus cycle operation. The sector address is latched on the falling  $\overline{WE}$  edge of the sixth cycle while the 30H data input command is latched on the rising edge of  $\overline{WE}$ . The sector erase starts after the rising edge of  $\overline{WE}$  of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. The maximum time to erase a section is  $t_{SEC}$ . When the sector programming lockdown feature is not enabled, the sector will erase (from the same Sector Erase command). An attempt to erase a sector that has been protected will result in the operation terminating in 2  $\mu$ s.

**WORD PROGRAMMING:** Once a memory block is erased, it is programmed (to a logical "0") on a word-by-word basis. Programming is accomplished via the internal device command register and is a four-bus cycle operation. The device will automatically generate the required internal program pulses.

Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is completed after

the specified  $t_{BP}$  cycle time. The  $\overline{Data}$  Polling feature or the Toggle Bit feature may be used to indicate the end of a program cycle.

**VPP PIN:** The circuitry of the 32-megabit Flash is designed so that the device can be programmed or erased from the  $V_{CC}$  power supply or from the VPP input pin. When  $V_{PP}$  is less than or equal to the VCC pin, the device selects the  $V_{CC}$  supply for programming and erase operations. When the VPP pin is greater than the  $V_{CC}$  supply, the device will select the  $V_{PP}$  input as the power supply for programming and erase operations. The device will allow for some variations between the  $V_{PP}$  input and the  $V_{CC}$  power supply in its selection of  $V_{CC}$  or  $V_{PP}$  for program or erase operations. If the VPP pin is within 0.3V of  $V_{CC}$  for 2.7V <  $V_{CC}$  < 3.3V, then the program or erase operations will use  $V_{CC}$  and disregard the  $V_{PP}$  input signal. When the  $V_{PP}$  signal is used to accelerate program and erase operations, the  $V_{PP}$  must be in the 5V  $\pm$  0.5V or 12V  $\pm$  0.5V range to ensure proper operation. The  $V_{DD}$  pin can be left unconnected.

**SECTOR LOCKDOWN:** Each sector has a programming lockdown feature. This feature prevents programming of data in the designated sectors once the feature has been enabled. These sectors can contain secure code that is used to bring up the system. Enabling the lockdown feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; any sector's usage as a write protected region is optional to the user.

At power-up or reset all sectors are unlocked. To activate the lockdown for a specific sector, the six-bus cycle Sector Lockdown command must be issued. Once a sector has been locked down, the contents of the sector is read-only and cannot be erased or programmed.

**SECTOR LOCKDOWN DETECTION:** A software method is available to determine if programming of a sector is locked down. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H within a sector will show if programming the sector is locked down. If the data on I/O0 is low, the sector can be programmed; if the data on I/O0 is high, the program lockdown feature has been enabled and the sector cannot be programmed. The software product identification exit code should be used to return to standard operation.

**SECTOR LOCKDOWN OVERRIDE:** The only way to unlock a sector that is locked down is through reset or power-up cycles. After power-up or reset, the content of a sector that is locked down can be erased and reprogrammed.

ERASE SUSPEND/ERASE RESUME: The Erase Suspend command allows the system to interrupt a sector erase operation and then program or read data from a different sector within the same plane. Since this device has a dual-plane architecture, there is no need to use the Erase Suspend feature while erasing a sector when you want to read data from a sector in the other plane. After the Erase Suspend command is given, the device requires a maximum time of 15 µs to suspend the erase operation. After the erase operation has been suspended, the plane that contains the suspended sector enters the erase-suspend-read mode. The system can then read data or program data to any other sector within the device. An address is not required during the Erase Suspend command. During a sector erase suspend, another sector cannot be erased. To resume the sector erase operation, the system must write the Erase Resume command. The Erase Resume command is a one-bus cycle command, which does require the plane address (determined by A20 - A19). The device also supports an erase suspend during a complete chip erase. While the chip erase is suspended, the user can read from any sector within the memory that is protected. The command sequence for a chip erase suspend and a sector erase suspend are the same.





**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see "Operating Modes" on page 16 (for hardware operation) or "Software Product Identification Entry/Exit" on page 24. The manufacturer and device codes are the same for both modes.

**128-BIT PROTECTION REGISTER:** The 32-megabit Flash contains a 128-bit register that can be used for security purposes in system design. The protection register is divided into two 64-bit blocks. The two blocks are designated as block A and block B. The data in block A is non-changeable and is programmed at the factory with a unique number. The data in block B is programmed by the user and can be locked out such that data in the block cannot be reprogrammed. To program block B in the protection register, the four-bus cycle Program Protection Register command must be used as shown in the Command Definition table on page 10. To lock out block B, the four-bus cycle Lock Protection Register command must be used as shown in the Command Definition table. Data bit D0 must be one during the fourth bus cycle. All other data bits during the fourth bus cycle are don't cares. Please see the "Protection Register Addressing Table" on page 11 for the address locations in the protection register. To read the protection register, the Product ID Entry command is given followed by a normal read operation from an address within the protection register. After reading the protection register, the Product ID Exit command must be given prior to performing any other operation.

DATA POLLING: The Flash features Data Polling to indicate the end of a program cycle. During a program cycle an attempted read of the last word loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. Data Polling may begin at any time during the program cycle. Please see "Status Bit Table" on page 25 for more details.

**TOGGLE BIT:** In addition to Data Polling, the 32-megabit Flash provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the same memory plane will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

An additional toggle bit is available on I/O2, which can be used in conjunction with the toggle bit that is available on I/O6. While a sector is erase suspended, a read or a program operation from the suspended sector will result in the I/O2 bit toggling. Please see "Status Bit Table" on page 25 for more details.

**RDY/BUSY:** An open-drain Ready/Busy output pin provides another method of detecting the end of a program or erase operation. RDY/BUSY is actively pulled low during the internal program and erase cycles and is released at the completion of the cycle. The open-drain connection allows for OR-tying of several devices to the same RDY/BUSY line.

**HARDWARE DATA PROTECTION:** The Hardware Data Protection feature protects against inadvertent programs to the Flash in the following ways: (a)  $V_{CC}$  sense: if  $V_{CC}$  is below 1.8V (typical), the program function is inhibited. (b)  $V_{CC}$  power-on delay: once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit: holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$ 

# AT52BR3244(T)/3248(T)

high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a 2.7V to 3.3V power supply, the address inputs and control inputs ( $\overline{OE}$ ,  $\overline{CE}$  and  $\overline{WE}$ ) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to  $V_{CC}$  + 0.6V.





## **Command Definition in Hex**<sup>(1)</sup>

Command	Bus		Bus cle	2nd I Cyd			Bus cle	1	Bus ycle	5th I Cyd		6th E Cyc	
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D <sub>OUT</sub>										
Chip Erase	6	555	AA	AAA <sup>(2)</sup>	55	555	80	555	AA	AAA	55	555	10
Sector Erase	6	555	AA	AAA	55	555	80	555	AA	AAA	55	SA <sup>(3)(4)</sup>	30
Word Program	4	555	AA	AAA	55	555	A0	Addr	D <sub>IN</sub>				
Enter Single Pulse Program Mode	6	555	AA	AAA	55	555	80	555	AA	AAA	55	555	A0
Single Pulse Word Program	1	Addr	D <sub>IN</sub>										
Sector Lockdown	6	555	AA	AAA	55	555	80	555	AA	AAA	55	SA <sup>(3)(4)</sup>	60
Erase Suspend	1	XXX	В0										
Erase Resume	1	PA <sup>(5)</sup>	30										
Product ID Entry	3	555	AA	AAA	55	555	90						
Product ID Exit <sup>(6)</sup>	3	555	AA	AAA	55	555	F0						
Product ID Exit <sup>(6)</sup>	1	XXX	F0										
Program Protection Register	4	555	AA	AAA	55	555	C0	Addr	D <sub>IN</sub>				
Lock Protection Register - Block B	4	555	AA	AAA	55	555	C0	080	X0				
Status of Block B Protection	4	555	AA	AAA	55	555	90	80	D <sub>OUT</sub> <sup>(7)</sup>				

- Notes: 1. The DATA FORMAT shown for each bus cycle is as follows; I/O7 I/O0 (Hex). In word operation I/O15 I/O8 are Don't Care. The ADDRESS FORMAT shown for each bus cycle is as follows: A11 - A0 (Hex). Address A20 through A11 are Don't Care in the word mode. Address A20 through A11 and A-1 are Don't Care in the byte mode.
  - 2. Since A11 is a Don't Care, AAA can be replaced with 2AA.
  - 3. SA = sector address. Any word address within a sector can be used to designate the sector address (see pages 12-14 for details).
  - 4. Once a sector is in the lockdown mode, data in the protected sector cannot be changed unless the chip is reset or power cycled.
  - 5. PA is the plane address (A20 A19).
  - 6. Either one of the Product ID Exit commands can be used.
  - 7. If data bit D1 is "0", block B is locked. If data bit D1 is "1", block B can be reprogrammed.

## **Absolute Maximum Ratings\***

Temperature under Bias55°C to +125°C	;
Storage Temperature65°C to +150°C	;
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V	,
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V	,
Voltage on $\overline{\text{OE}}$ and $V_{PP}$ with Respect to Ground0.6V to +13.0V	′

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **Protection Register Addressing Table**

Word	Use	Block	<b>A</b> 7	<b>A</b> 6	<b>A</b> 5	<b>A</b> 4	А3	A2	<b>A</b> 1	Α0
0	Factory	Α	1	0	0	0	0	0	0	1
1	Factory	А	1	0	0	0	0	0	1	0
2	Factory	А	1	0	0	0	0	0	1	1
3	Factory	А	1	0	0	0	0	1	0	0
4	User	В	1	0	0	0	0	1	0	1
5	User	В	1	0	0	0	0	1	1	0
6	User	В	1	0	0	0	0	1	1	1
7	User	В	1	0	0	0	1	0	0	0

Note: 1. All address lines not specified in the above table must be 0 when accessing the protection register, i.e., A20 - A8 = 0.





# Bottom Boot 32-megabit Flash (24M + 8M ) Sector Address Table

			x16
Plane	Sector	Size (Words)	Address Range (A20 - A0)
A	SA0	4K	00000 - 00FFF
A	SA1	4K	01000 - 01FFF
А	SA2	4K	02000 - 02FFF
А	SA3	4K	03000 - 03FFF
А	SA4	4K	04000 - 04FFF
Α	SA5	4K	05000 - 05FFF
A	SA6	4K	06000 - 06FFF
A	SA7	4K	07000 - 07FFF
A	SA8	32K	08000 - 0FFFF
A	SA9	32K	10000 - 17FFF
A	SA10	32K	18000 - 1FFFF
A	SA11	32K	20000 - 27FFF
A	SA12	32K	28000 - 2FFFF
A	SA13	32K	30000 - 37FFF
А	SA14	32K	38000 - 3FFFF
A	SA15	32K	40000 - 47FFF
A	SA16	32K	48000 - 4FFFF
A	SA17	32K	50000 - 57FFF
A	SA18	32K	58000 - 5FFFF
А	SA19	32K	60000 - 67FFF
А	SA20	32K	68000 - 6FFFF
A	SA21	32K	70000 - 77FFF
A	SA22	32K	78000 - 7FFFF
В	SA23	32K	80000 - 87FFF
В	SA24	32K	88000 - 8FFFF
В	SA25	32K	90000 - 97FFF
В	SA26	32K	98000 - 9FFFF
В	SA27	32K	A0000 - A7FFF
В	SA28	32K	A8000 - AFFFF
В	SA29	32K	B0000 - B7FFF
В	SA30	32K	B8000 - BFFFF
В	SA31	32K	C0000 - C7FFF
В	SA32	32K	C8000 - CFFFF
В	SA33	32K	D0000 - D7FFF
В	SA34	32K	D8000 - DFFFF
В	SA35	32K	E0000 - E7FFF
В	SA36	32K	E8000 - EFFFF

12

# Bottom Boot 32-megabit Flash (24M + 8M ) Sector Address Table (Continued)

			x16
Plane	Sector	Size (Words)	Address Range (A20 - A0)
В	SA37	32K	F0000 - F7FFF
В	SA38	32K	F8000 - FFFFF
В	SA39	32K	100000 - 107FFF
В	SA40	32K	108000 - 10FFFF
В	SA41	32K	110000 - 117FFF
В	SA42	32K	118000 - 11FFFF
В	SA43	32K	120000 - 127FFF
В	SA44	32K	128000 - 12FFFF
В	SA45	32K	130000 - 137FFF
В	SA46	32K	138000 - 13FFFF
В	SA47	32K	140000 - 147FFF
В	SA48	32K	148000 - 14FFFF
В	SA49	32K	150000 - 157FFF
В	SA50	32K	158000 - 15FFFF
В	SA51	32K	160000 - 167FFF
В	SA52	32K	168000 - 16FFFF
В	SA53	32K	170000 - 177FFF
В	SA54	32K	178000 - 17FFFF
В	SA55	32K	180000 - 187FFF
В	SA56	32K	188000 - 18FFFF
В	SA57	32K	190000 - 197FFF
В	SA58	32K	198000 - 19FFFF
В	SA59	32K	1A0000 - 1A7FFF
В	SA60	32K	1A8000 - 1AFFFF
В	SA61	32K	1B0000 - 1B7FFF
В	SA62	32K	1B8000 - 1BFFFF
В	SA63	32K	1C0000 - 1C7FFF
В	SA64	32K	1C8000 - 1CFFFF
В	SA65	32K	1D0000 - 1D7FFF
В	SA66	32K	1D8000 - 1DFFFF
В	SA67	32K	1E0000 - 1E7FFF
В	SA68	32K	1E8000 - 1EFFFF
В	SA69	32K	1F0000 -1F7FFF
В	SA70	32K	1F8000 - 1FFFF





# Top Boot 32-megabit Flash (24M + 8M) Sector Address Table

<b>-</b> .			x16
Plane	Sector	Size (Words)	Address Range (A20 - A0)
В	SA0	32K	00000 - 07FFF
В	SA1	32K	08000 - 0FFFF
В	SA2	32K	10000 - 17FFF
В	SA3	32K	18000 - 1FFFF
В	SA4	32K	20000 - 27FFF
В	SA5	32K	28000 - 2FFFF
В	SA6	32K	30000 - 37FFF
В	SA7	32K	38000 - 3FFFF
В	SA8	32K	40000 - 47FFF
В	SA9	32K	48000 - 4FFFF
В	SA10	32K	50000 - 57FFF
В	SA11	32K	58000 - 5FFFF
В	SA12	32K	60000 - 67FFF
В	SA13	32K	68000 - 6FFFF
В	SA14	32K	70000 - 77FFF
В	SA15	32K	78000 - 7FFFF
В	SA16	32K	80000 - 87FFF
В	SA17	32K	88000 - 8FFFF
В	SA18	32K	90000 - 97FFF
В	SA19	32K	98000 - 9FFFF
В	SA20	32K	A0000 - A7FFF
В	SA21	32K	A8000 - AFFFF
В	SA22	32K	B0000 - B7FFF
В	SA23	32K	B8000 - BFFFF
В	SA24	32K	C0000 - C7FFF
В	SA25	32K	C8000 - CFFFF
В	SA26	32K	D0000 - D7FFF
В	SA27	32K	D8000 - DFFFF
В	SA28	32K	E0000 - E7FFF
В	SA29	32K	E8000 - EFFFF
В	SA30	32K	F0000 - F7FFF
В	SA31	32K	F8000 - FFFFF
В	SA32	32K	100000 - 107FFF
В	SA33	32K	108000 - 10FFFF
В	SA34	32K	110000 - 117FFF
В	SA35	32K	118000 - 11FFFF
В	SA36	32K	120000 - 127FFF

# Top Boot 32-megabit Flash (24M + 8M) Sector Address Table (Continued)

		o	x16
Plane	Sector	Size (Words)	Address Range (A20 - A0)
В	SA37	32K	128000 - 12FFFF
В	SA38	32K	130000 - 137FFF
В	SA39	32K	138000 - 13FFFF
В	SA40	32K	140000 - 147FFF
В	SA41	32K	148000 - 14FFFF
В	SA42	32K	150000 - 157FFF
В	SA43	32K	158000 - 15FFFF
В	SA44	32K	160000 - 167FFF
В	SA45	32K	168000 - 16FFFF
В	SA46	32K	170000 - 177FFF
В	SA47	32K	178000 - 17FFFF
А	SA48	32K	180000 - 187FFF
А	SA49	32K	188000 - 18FFFF
А	SA50	32K	190000 - 197FFF
А	SA51	32K	198000 - 19FFFF
А	SA52	32K	1A0000 - 1A7FFF
А	SA53	32K	1A8000 - 1AFFFF
Α	SA54	32K	1B0000 - 1B7FFF
Α	SA55	32K	1B8000 - 1BFFFF
Α	SA56	32K	1C0000 - 1C7FFF
Α	SA57	32K	1C8000 - 1CFFFF
Α	SA58	32K	1D0000 - 1D7FFF
А	SA59	32K	1D8000 - 1DFFFF
А	SA60	32K	1E0000 - 1E7FFF
А	SA61	32K	1E8000 - 1EFFFF
А	SA62	32K	1F0000 - 1F7FFF
А	SA63	4K	1F8000 - 1F8FFF
A	SA64	4K	1F9000 - 1F9FFF
А	SA65	4K	1FA000 - 1FAFFF
А	SA66	4K	1FB000 - 1FBFFF
A	SA67	4K	1FC000 - 1FCFFF
A	SA68	4K	1FD000 - 1FDFFF
A	SA69	4K	1FE000 - 1FEFFF
A	SA70	4K	1FF000 - 1FFFFF





## **DC and AC Operating Range**

		AT52BR3244(T)-85, 90	AT52BR3248(T)-85, 90
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		2.7V to 3.3V	2.7V to 3.3V

## **Operating Modes**

Mode	CE	ŌĒ	WE	RESET	V <sub>PP</sub>	Ai	1/0
Read	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	Х	Ai	D <sub>OUT</sub>
Program/Erase <sup>(2)</sup>	$V_{IL}$	$V_{\mathrm{IH}}$	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PP</sub> <sup>(6)</sup>	Ai	D <sub>IN</sub>
Standby/Program Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	V <sub>IH</sub>	Х	Х	High-Z
Dua sua un Indicit	Х	Х	V <sub>IH</sub>	V <sub>IH</sub>	Х		
Program Inhibit	Х	V <sub>IL</sub>	Х	V <sub>IH</sub>	Х		
Output Disable	Х	$V_{IH}$	Х	V <sub>IH</sub>	Х		High-Z
Reset	Х	Х	Х	V <sub>IL</sub>	Х	X	High-Z
Product Identification							
Handriana	V		.,	.,,		A1 - A20 = $V_{IL}$ , A9 = $V_{H}^{(3)}$ , A0 = $V_{IL}$	Manufacturer Code <sup>(4)</sup>
Hardware	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>		A1 - A20 = $V_{IL}$ , A9 = $V_{H}^{(3)}$ , A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				.,		A0 = V <sub>IL</sub> , A1 - A20 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Sonware				V <sub>IH</sub>		A0 = V <sub>IH</sub> , A1 - A20 = V <sub>IL</sub>	Device Code <sup>(4)</sup>

- Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .
  - 2. Refer to AC programming waveforms on page 23.
  - 3.  $V_H = 12.0V \pm 0.5V$ .
  - 4. Manufacturer Code: 001FH, Device Code: 00D8H AT4952BR3244/3248; 00D9H - AT52BR3244T/3248T.
  - 5. See details under "Software Product Identification Entry/Exit" on page 24.
  - 6.  $V_{PP}$  can be left unconnected or  $0V \le V_{PP} \le 3.3V$ . For faster erase/program operations,  $V_{PP}$  can be set to  $5.0V \pm 0.5V$  or  $12V \pm 0.5V$ .

# **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		10	μΑ
I <sub>LO</sub>	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>CC</sub>		10	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}}$		10	μA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub>		1	mA
I <sub>SB3</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub> , V <sub>CC</sub> = 2.85V		10	μA
I <sub>CC</sub> (1)	V <sub>CC</sub> Active Read Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		30	mA
I <sub>CC1</sub>	V <sub>CC</sub> Programming Current (V <sub>PP</sub> = V <sub>CC</sub> )			30	mA
		$V_{PP} = 0V, V_{CC} = 3.0V$		-10	μA
I <sub>PP1</sub>	V <sub>PP</sub> Input Load Current	$V_{PP} = V_{CC} = 3.0V$		50	μA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current (V <sub>PP</sub> = 5.0V ± 0.5V)			30	mA
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current (V <sub>PP</sub> = 5.0V ± 0.5V)			25	mA
I <sub>CC3</sub>	V <sub>CC</sub> Programming Current (V <sub>PP</sub> = 12.0V ± 0.5V)			30	mA
I <sub>PP3</sub>	V <sub>PP</sub> Programming Current (V <sub>PP</sub> = 12.0V ± 0.5V)			40	mA
V <sub>IL</sub>	Input Low Voltage			0.6	V
V <sub>IH</sub>	Input High Voltage		2.0		V
V <sub>OL1</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>OL2</sub>	Output Low Voltage	I <sub>OL</sub> = 1.0 mA		0.20	V
V <sub>OH1</sub>	Output High Voltage	Ι <sub>ΟΗ</sub> = -400 μΑ	2.4		V
V <sub>OH2</sub>	Output High Voltage	Ι <sub>ΟΗ</sub> = -100 μΑ	2.5		V

Note: 1. In the erase mode,  $I_{CC}$  is 50 mA.






#### **AC Read Characteristics**

		AT52BR3244(T)/3248(T)-85 AT52BR3244(T)/3248(T)-90		AT52BR3244(				
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		85		90		110	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		85		90		110	ns
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	0	40	0	40	0	40	ns
t <sub>DF</sub> <sup>(3)(4)</sup>	CE or OE to Output Float	0	25	0	25	0	25	ns
t <sub>OH</sub>	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns
t <sub>RO</sub>	RESET to Output Delay		600		600		600	ns


# **AC Read Waveforms**<sup>(1)(2)(3)(4)</sup>




- Notes: 1. \overline{CE} may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
   2. \overline{OE} may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of \overline{CE} without impact on t<sub>ACC</sub>.
   3. t<sub>DF</sub> is specified from \overline{OE} or \overline{CE}, whichever occurs first (CL = 5 pF).

  - 4. This parameter is characterized and is not 100% tested.

## **Input Test Waveforms and Measurement Level**



# **Output Test Load**



# **Pin Capacitance**

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. This parameter is characterized and is not 100% tested.




#### **AC Word Load Characteristics**


Symbol	Parameter	Min	Max	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Setup Time	0		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>CS</sub>	Chip Select Setup Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width (WE or CE)	50		ns
t <sub>DS</sub>	Data Setup Time	40		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE Hold Time	10		ns
t <sub>WPH</sub>	Write Pulse Width High	40		ns

#### **AC Word Load Waveforms**

#### **WE** Controlled




#### **CE** Controlled



# **Program Cycle Characteristics**

Symbol	Parameter	Min	Тур	Max	Units
t <sub>BP</sub>	Word Programming Time (0V < V <sub>PP</sub> < 4.5V)		20	50	μs
t <sub>BPVPP</sub>	Word Programming Time (V <sub>PP</sub> ≥ 4.5V)		10	25	μs
t <sub>AS</sub>	Address Setup Time	0			ns
t <sub>AH</sub>	Address Hold Time	50			ns
t <sub>DS</sub>	Data Setup Time	40			ns
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>WP</sub>	Write Pulse Width	50			ns
t <sub>WPH</sub>	Write Pulse Width High	40			ns
t <sub>WC</sub>	Write Cycle Time	90			ns
t <sub>SR/W</sub>	Latency between Read and Write Operations	0			ns
t <sub>RP</sub>	Reset Pulse Width	500			ns
t <sub>RH</sub>	Reset High Time before Read	200			ns
t <sub>EC</sub>	Chip Erase Cycle Time (V <sub>PP</sub> < 4.5V)			10	seconds
t <sub>ECVPP</sub>	Chip Erase Cycle Time (V <sub>PP</sub> ≥ 4.5V)			5	seconds
t <sub>SEC</sub>	Sector Erase Cycle Time (V <sub>PP</sub> < 4.5V)		200	400	ms
t <sub>SECVPP</sub>	Sector Erase Cycle Time (V <sub>PP</sub> ≥ 4.5V)		100	150	ms
t <sub>EPS</sub>	Erase or Program Suspend Time			15	μs


# **Program Cycle Waveforms**







## **Sector or Chip Erase Cycle Waveforms**



- Notes: 1.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.
  - 2. For chip erase, the address should be 555. For sector erase, the address depends on what sector is to be erased. (See note 3 under Command Definitions.)
  - 3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H.


# **Data** Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See  $t_{OE}$  spec in "AC Read Characteristics" on page 18.

## **Data** Polling Waveforms




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	ŌĒ to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	OE High Pulse	150			ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See  $t_{OE}$  spec in "AC Read Characteristics" on page 18.

# Toggle Bit Waveforms<sup>(1)(2)(3)</sup>



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit. The t<sub>OEHP</sub> specification must be met by the toggling input(s).


2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.






## **Software Product Identification** Entry<sup>(1)</sup>




### **Software Product Identification** Exit<sup>(1)(6)</sup>



- Notes: 1. Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A11 - A0 (Hex) and A11 - A20 (Don't
  - 2. A1 A20 =  $V_{IL}$ . Manufacturer Code is read for A0 =  $V_{IL}$ ; Device Code is read for  $A0 = V_{IH}$ . Additional Device Code is read for address 0003H
  - 3. The device does not remain in identification mode if powered down.
  - 4. The device returns to standard operation mode.
  - 5. Manufacturer Code: 001FH(x16) Device Code: 00D8H-AT52BR3244/3248; 00D9H-AT52BR3244T/3248T.
  - 6. Either one of the Product ID Exit commands can be used.

## Sector Lockdown Enable Algorithm<sup>(1)</sup>



Notes: 1. Data Format: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex) Address Format: A11 - A0 (Hex) and A11 - A20 (Don't Care).

2. Sector Lockdown feature enabled.

#### **Status Bit Table**

			Status	Bit		
	1/0	07	1/0	06	1/0	02
Read Address In	Plane A	Plane B	Plane A	Plane B	Plane A	Plane B
While						
Programming in Plane A	<u>I/O7</u>	DATA	TOGGLE	DATA	1	DATA
Programming in Plane B	DATA	Ī/O7	DATA	TOGGLE	DATA	1
Erasing in Plane A	0	DATA	TOGGLE	DATA	TOGGLE	DATA
Erasing in Plane B	DATA	0	DATA	TOGGLE	DATA	TOGGLE
Erase Suspended & Read Erasing Sector	1	1	1	1	TOGGLE	TOGGLE
Erase Suspended & Read Non-erasing Sector	DATA	DATA	DATA	DATA	DATA	DATA
Erase Suspended & Program Non-erasing Sector in Plane A	Ī/ <del>0</del> 7	DATA	TOGGLE	DATA	TOGGLE	DATA
Erase Suspended & Program Non-erasing Sector in Plane B	DATA	Ī/O7	DATA	TOGGLE	DATA	TOGGLE





# 4-megabit SRAM Description


The 4-megabit SRAM is a high-speed, super low-power CMOS SRAM organized as 256K words by 16 bits. The SRAM uses high-performance full CMOS process technology and is designed for high-speed and low-power circuit technology. It is particularly well-suited for the high-density low-power system application. This device has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 1.2V.

#### **Features**

- Fully Static Operation and Tri-state Output
- TTL Compatible Inputs and Outputs
- Battery Backup
  - 1.2V (Min) Data Retention

Voltage (V)	Speed (ns)	Operation Current/I <sub>CC</sub> (mA) (Max)	Standby Current (µA) (Max)	Temperature (°C)
2.7 - 3.3	70	5	15	-40 - 85

## **Block Diagram**



# **Absolute Maximum Ratings**(1)

Symbol	Parameter	Rating	Unit
V <sub>IN</sub> , V <sub>OUT</sub>	Input/Output Voltage	-0.3 to 3.6	V
V <sub>CC</sub>	Power Supply	-0.3 to 4.6	V
T <sub>A</sub>	Operating Temperature	-40 to 85	°C
T <sub>STG</sub>	Storage Temperature	-55 to 150	°C
P <sub>D</sub>	Power Dissipation	1.0	W

Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

#### **Truth Table**

							I/O	Pin		
SCS1	SCS2	SWE	SOE	SLB <sup>(2)</sup>	SUB <sup>(2)</sup>	Mode	I/O0 - I/O7	I/O8 - I/O15	Power	
H <sup>(1)</sup>	Х			v	V					
X <sup>(1)</sup>	L	x	x	X	X	Deselected	High-Z	High-Z	Standby	
Х	Х			Н	Н					
				L	Н					
L <sup>(1)</sup>	Н	Н	Н	Н	L	Output Disabled	High-Z	High-Z	Active	
				L	L					
				L	Н		D <sub>IN</sub>	High-Z		
	Н		x	Н	L	Write	High-Z	D <sub>IN</sub>	A ativo	
L	П	L	^			vviile	D <sub>IN</sub>	D <sub>IN</sub>	Active	
				L	L		D <sub>IN</sub>	High-Z		
				L	Н		D <sub>OUT</sub>	High-Z		
L	Н	Н	,	Н	L	Bood	High-Z	D <sub>OUT</sub>	Activo	
-	п	п	L			Read	D <sub>OUT</sub>	D <sub>OUT</sub>	Active	
				L	L		D <sub>OUT</sub>	High-Z		

Notes: 1.  $\underline{H = V_{IH}, L} = V_{IL}, X = Don't Care (V_{IL} or V_{IH})$ 

SUB, SLB (Upper, Lower Byte Enable). These active LOW inputs allow individual bytes to be written or read. When SLB is LOW, data is written or read to the lower byte, I/O0 - I/O7. When SUB is LOW, data is written or read to the upper byte, I/O8 - I/O15.

## **Recommended DC Operating Condition**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	2.7	3.0	3.3	V
$V_{SS}$	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub> <sup>(1)</sup>	Input Low Voltage	-0.31 <sup>(1)</sup>		0.6	V

Note: 1. Undershoot:  $V_{IL} = -1.5V$  for pulse width less than 30 ns. Undershoot is sampled, not 100% tested.





#### **DC Electrical Characteristics**

 $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Condition		Min	Typ <sup>(1)</sup>	Max	Unit
ILI	Input Leakage Current	$V_{SS} < V_{IN} < V_{CC}$		-1		1	μΑ
I <sub>LO</sub>	Output Leakage Current	$\begin{split} & \frac{V_{SS} < V_{OUT} < V_{CC},}{\overline{SCS1} = V_{IH} \text{ or } SCS2 = V_{IL} \text{ or } \\ & \overline{SOE} = V_{IH} \text{ or } \overline{SWE} = VIL \text{ or } \\ & \overline{SUB} = V_{IH}, \overline{SLB} = V_{IH} \end{split}$	-1		1	μА	
I <sub>CC</sub>	Operating Power Supply Current	$ \overline{SCS1} = V_{IL}, SCS2=V_{IH}, $ $V_{IN} = V_{IH} \text{ or } V_{IL}, I_{I/O} = 0 \text{ mA} $				5	mA
I <sub>CC1</sub>	Average Operating Current					35	mA
						5	mA
I <sub>SB</sub>	Standby Current (TTL Input)					0.5	mA
I <sub>SB1</sub>	Standby Current (CMOS Input)	SCS1 > V <sub>CC</sub> - 0.2V or	SL		0.2	4	μΑ
			LL		0.2	15	μА
V <sub>OL</sub>	Output Low	I <sub>OL</sub> = 0.1 mA				0.4	V
V <sub>OH</sub>	Output High	I <sub>OH</sub> = -0.1 mA		2.4			V

Note: 1. Typical values are at  $V_{CC}$  = 1.8V  $T_A$  = 25°C. Typical values are not 100% tested.

# Capacitance<sup>(1)</sup>

 $(Temp = 25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter	Condition	Max	Unit
C <sub>IN</sub>	Input Capacitance (Add, SCS1, SCS2, SLB, SUB, SWE, SOE)	V <sub>IN</sub> = 0 V	8	pF
C <sub>OUT</sub>	Output Capacitance (I/O)	V <sub>I/O</sub> = 0 V	10	pF

Note: 1. These parameters are sampled and not 100% tested.

#### **AC Characteristics**

 $T_A = -40$ °C to 85°C, Unless Otherwise Specified

			70	ns	
#	Symbol	Parameter	Min	Max	Unit
1	t <sub>RC</sub>	Read Cycle Time	70		ns
2	t <sub>AA</sub>	Address Access Time		70	ns
3	t <sub>ACS</sub>	Chip Select Access Time		70	ns
4	t <sub>OE</sub>	Output Enable to Output Valid		35	ns
5	t <sub>BA</sub>	SLB, SUB Access Time		70	ns
6	t <sub>CLZ</sub>	Chip Select to Output in Low Z	10		ns
7	t <sub>OLZ</sub>	Output Enable to Output in Low Z	5		ns
8	t <sub>BLZ</sub>	SLB, SUB Enable to Output in Low Z	10		ns
9	t <sub>CHZ</sub>	Chip Deselection to Output in High Z	0	30	ns
10	t <sub>OHZ</sub>	Out Disable to Output in High Z	0	30	ns
11	t <sub>BHZ</sub>	SLB, SUB Disable to Output in High Z	0	30	ns
12	t <sub>OH</sub>	Output Hold from Address Change	10		ns
13	t <sub>WC</sub>	Write Cycle Time	70		ns
14	t <sub>CW</sub>	Chip Selection to End of Write	60		ns
15	t <sub>AW</sub>	Address Valid to End of Write	60		ns
16	t <sub>BW</sub>	SLB, SUB Valid to End of Write	60		ns
17	t <sub>AS</sub>	Address Setup Time	0		ns
18	t <sub>WP</sub>	Write Pulse Width	50		ns
19	t <sub>WR</sub>	Write Recovery Time	0		ns
20	t <sub>WHZ</sub>	Write to Output in High Z	0	20	ns
21	t <sub>DW</sub>	Data to Write Time Overlap	30		ns
22	t <sub>DH</sub>	Data Hold from Write Time	0		ns
23	t <sub>OW</sub>	Output Active from End of Write	5		ns

#### **AC Test Conditions**


TA = -40°C to 85°C, Unless Otherwise Specified

Parameter		Value
Input Pulse Level		0.4V to 2.2V
Input Rise and Fall Tim	e	5 ns
Input and Output Timin	g Reference Level	1.5V
Output Load CL = 5 pF + 1 TTL Load		CL = 5 pF + 1 TTL Load
	CL = 30 pF + 1 TTL Load	CL = 30 pF + 1 TTL Load






#### **AC Test Loads**




Note: Including jig and scope capacitance.

#### **Timing Diagrams**


#### Read Cycle 1<sup>(1),(4)</sup>



# **Read Cycle 2**<sup>(1),(2),(4)</sup>



# **Read Cycle 3**<sup>(1),(2),(4)</sup>




Notes: 1. Read Cycle occurs whenever a high on the SWE and SOE is low, while SUB and/or SLB and SCS1 and SCS2 are in active status.

- 2.  $\overline{SOE} = V_{IL}$ .
- Transition is measured + 200 mV from steady state voltage. This parameter is sampled and not 100% tested.
- 4. SCST in high for the standby, low for active. SCS2 in low for the standby, high for active. SUB and SLB in high for the standby, low for active.






#### Write Cycle 1 (SWE Controlled)(1),(4),(8)



### Write Cycle 2 (SCS1, SCS2 Controlled)(1),(4),(8)



- Notes: 1. A write occurs during the overlap of a low SWE, a low SCS1, a high SCS2 and a low SUB and/or SLB.
  - 2. t<sub>WR</sub> is measured from the earlier of SCS1, SLB, SUB, or SWE going high or SCS2 going low to the end of write cycle.
  - 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
  - 4. If the SCS1, SLB and SUB low transition and SCS2 high transition occur simultaneously with the SWE low transition or after the SWE transition, outputs remain in a high impedance state.
  - 5. Q (data out) is the same phase with the write data of this write cycle.
  - 6. Q (data out) is the read data of the next address.
  - 7. Transition is measured + 200 mV from steady state. This parameter is sampled and not 100% tested.
  - 8. SCS1 in high for the standby, low for active SCS2 in low for the standby, high for active. SUB and SLB in high for the standby, low for active.


#### **Data Retention Electric Characteristic**

 $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 


Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	$\begin{split} \overline{SCS1} &> V_{CC} - 0.2V \text{ or} \\ SCS2 &< V_{SS} + 0.2V \text{ or} \\ \overline{SUB}, \overline{SLB} &> V_{CC} - 0.2V \\ V_{IN} &> V_{CC} - 0.2V \text{ or} \\ V_{IN} &< V_{SS} + 0.2V \end{split}$		1.2		3.3	V
I <sub>CCDR</sub>	Data Retention Current	$\begin{split} &\frac{\text{Vcc=1.5V,}}{\text{SCS1}} > \text{V}_{\text{CC}} - 0.2\text{V or} \\ &\frac{\text{SCS2} < \text{V}_{\text{SS}} + 0.2\text{V or}}{\text{SUB, } \text{SLB}} > \text{V}_{\text{CC}} - 0.2\text{V} \\ &\text{V}_{\text{IN}} > \text{V}_{\text{CC}} - 0.2\text{V or} \\ &\text{V}_{\text{IN}} < \text{V}_{\text{SS}} + 0.2\text{V} \end{split}$	SL LL		0.1	10	μΑ
tCDR	See Data Retention Timing Diagram	Chip Deselect to Data Retention Time		0			ns
tR	Operating Recovery Time		t <sub>RC</sub>				

Note: 1. Typical values are under the condition of T<sub>A</sub> = 25°C. Typical values are sampled and not 100% tested.

#### **Data Retention Timing Diagram 1**



#### **Data Retention Timing Diagram 2**







# 8-megabit SRAM Description


The 8-megabit SRAM is a high-speed, super low-power CMOS SRAM organized as 512K words by 16 bits. The SRAM uses high-performance full CMOS process technology and is designed for high-speed and low-power circuit technology. It is particularly well-suited for the high-density low-power system application. This device has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 1.2V.

#### **Features**

- Fully Static Operation and Tri-state Output
- TTL Compatible Inputs and Outputs
- Battery Backup
  - 1.2V (Min) Data Retention

Voltage (V)	Speed (ns)	Operation Current/I <sub>CC</sub> (mA) (Max)	Standby Current (µA) (Max)	Temperature (°C)
2.7 - 3.3	70	5	15	-40 - 85

## **Block Diagram**



# **Absolute Maximum Ratings**(1)

Symbol	Parameter	Rating	Unit
V <sub>IN</sub> , V <sub>OUT</sub>	Input/Output Voltage	-0.3 to 3.6	V
V <sub>CC</sub>	Power Supply	-0.3 to 4.6	V
T <sub>A</sub>	Operating Temperature	-40 to 85	°C
T <sub>STG</sub>	Storage Temperature	-55 to 150	°C
P <sub>D</sub>	Power Dissipation	1.0	W

Note:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

#### **Truth Table**

							I/O	Pin	
SCS1	SCS2	SWE	SOE	SLB <sup>(2)</sup>	SUB <sup>(2)</sup>	Mode	I/O0 - I/O7	I/O8 - I/O15	Power
H <sup>(1)</sup>	Х			v	v				
X <sup>(1)</sup>	L	x	x	X	X	Deselected	High-Z	High-Z	Standby
Х	Х			Н	Н				
				L	Н				
L <sup>(1)</sup>	Н	н	Н	Н	L	Output Disabled	High-Z	High-Z	Active
				L L					
				L	Н		D <sub>IN</sub>	High-Z	
L	Н	L	x	Н	L	Write	High-Z	D <sub>IN</sub>	Active
L	п 		^		L	vvrite	D <sub>IN</sub>	D <sub>IN</sub>	Active
				L	L		D <sub>IN</sub>	High-Z	
				L	Н		D <sub>OUT</sub>	High-Z	
L	Н	Н	L	Н	L	Read	High-Z	D <sub>OUT</sub>	Active
	17	17				neau	D <sub>OUT</sub>	D <sub>OUT</sub>	Active
				L	L		D <sub>OUT</sub>	High-Z	

Notes: 1.  $\underline{H = V_{IH}, L} = V_{IL}, X = Don't Care (V_{IL} or V_{IH})$ 

2. SUB, SLB (Upper, Lower Byte Enable). These active LOW inputs allow individual bytes to be written or read. When SLB is LOW, data is written or read to the lower byte, I/O0 - I/O7. When SUB is LOW, data is written or read to the upper byte, I/O8 - I/O15.

# **Recommended DC Operating Condition**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	2.7	3.0	3.3	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub> <sup>(1)</sup>	Input Low Voltage	-0.31 <sup>(1)</sup>		0.6	V

Note: 1. Undershoot:  $V_{II} = -1.5V$  for pulse width less than 30 ns. Undershoot is sampled, not 100% tested.





#### **DC Electrical Characteristics**

 $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Condition		Min	Typ <sup>(1)</sup>	Max	Unit
I <sub>LI</sub>	Input Leakage Current	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>CC</sub>		-1		1	μΑ
I <sub>LO</sub>	Output Leakage Current	$\begin{aligned} & \frac{V_{SS} < V_{OUT} < V_{CC},}{\overline{SCS1} = V_{IH} \text{ or } SCS2 = V_{IL} \text{ or } } \\ & \overline{SOE} = V_{IH} \text{ or } \overline{SWE} = VIL \text{ or } \\ & \overline{SUB} = V_{IH}, \overline{SLB} = V_{IH} \end{aligned}$		-1		1	μА
I <sub>cc</sub>	Operating Power Supply Current	$ \overline{SCS1} = V_{IL}, SCS2=V_{IH}, $ $V_{IN} = V_{IH} \text{ or } V_{IL}, I_{I/O} = 0 \text{ mA} $				5	mA
I <sub>CC1</sub>	Average Operating Current	$\begin{split} \overline{SCS1} &= V_{IL},  SCS2 = V_{IH}, \\ V_{IN} &= V_{IH}  \text{or}  V_{IL},  \text{Cycle Time} = \text{Min} \\ 100\%  \text{Duty,}  I_{I/O} &= 0   \text{mA} \end{split}$				40	mA
						5	mA
I <sub>SB</sub>	Standby Current (TTL Input)					0.5	mA
I <sub>SB1</sub>	Standby Current (CMOS Input)	$\begin{array}{ c c c c c }\hline \hline SCS1 &> V_{CC} - 0.2V \text{ or} \\ SCS2 &< V_{SS} + 0.2V \text{ or} \\ \hline SUB, \overline{SLB} &> V_{CC} - 0.2V \\ V_{IN} &> V_{CC} - 0.2V \text{ or} \\ V_{IN} &< V_{SS} + 0.2V \\ \end{array}$	LL			25	μА
V <sub>OL</sub>	Output Low	I <sub>OL</sub> = 0.1 mA				0.4	V
V <sub>OH</sub>	Output High	I <sub>OH</sub> = -0.1 mA		2.4			V

Note: 1. Typical values are at  $V_{CC}$  = 1.8V  $T_A$  = 25°C. Typical values are not 100% tested.

# Capacitance<sup>(1)</sup>

 $(Temp = 25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter	Condition	Max	Unit
C <sub>IN</sub>	Input Capacitance (Add, SCS1, SCS2, SLB, SUB, SWE, SOE)	V <sub>IN</sub> = 0 V	8	pF
C <sub>OUT</sub>	Output Capacitance (I/O)	V <sub>I/O</sub> = 0 V	10	pF

Note: 1. These parameters are sampled and not 100% tested.

#### **AC Characteristics**

 $T_A = -40$ °C to 85°C, Unless Otherwise Specified

			70 ns		
#	Symbol	Parameter	Min	Max	Unit
1	t <sub>RC</sub>	Read Cycle Time	70		ns
2	t <sub>AA</sub>	Address Access Time		70	ns
3	t <sub>ACS</sub>	Chip Select Access Time		70	ns

36

#### **AC Characteristics**

 $T_A = -40$ °C to 85°C, Unless Otherwise Specified

			70			
# Symbol		Parameter	Min	Max	Unit	
4	t <sub>OE</sub>	Output Enable to Output Valid		35	ns	
5	t <sub>BA</sub>	SLB, SUB Access Time		70	ns	
6	t <sub>CLZ</sub>	Chip Select to Output in Low Z	10		ns	
7	t <sub>OLZ</sub>	Output Enable to Output in Low Z	5		ns	
8	t <sub>BLZ</sub>	SLB, SUB Enable to Output in Low Z	10		ns	
9	t <sub>CHZ</sub>	Chip Deselection to Output in High Z	0	30	ns	
10	t <sub>OHZ</sub>	Out Disable to Output in High Z	0	30	ns	
11	t <sub>BHZ</sub>	SLB, SUB Disable to Output in High Z	0	30	ns	
12	t <sub>OH</sub>	Output Hold from Address Change	10		ns	
13	t <sub>WC</sub>	Write Cycle Time	70		ns	
14	t <sub>CW</sub>	Chip Selection to End of Write	60		ns	
15	t <sub>AW</sub>	Address Valid to End of Write	60		ns	
16	t <sub>BW</sub>	SLB, SUB Valid to End of Write	60	60		
17	t <sub>AS</sub>	Address Setup Time	0		ns	
18	t <sub>WP</sub>	Write Pulse Width	e Pulse Width 50		ns	
19	t <sub>WR</sub>	Write Recovery Time	0		ns	
20	t <sub>WHZ</sub>	Write to Output in High Z	0	20	ns	
21	t <sub>DW</sub>	Data to Write Time Overlap	30		ns	
22	t <sub>DH</sub>	Data Hold from Write Time	0		ns	
23	t <sub>OW</sub>	Output Active from End of Write	5		ns	

#### **AC Test Conditions**


TA = -40°C to 85°C, Unless Otherwise Specified

Parameter		Value		
Input Pulse Level		0.4V to 2.2V		
Input Rise and Fall Tim	е	5 ns		
Input and Output Timin	g Reference Level	1.5V		
Output Load	CL = 5 pF + 1 TTL Load	CL = 5 pF + 1 TTL Load		
	CL = 30 pF + 1 TTL Load	CL = 30 pF + 1 TTL Load		






#### **AC Test Loads**




Note: Including jig and scope capacitance.

#### **Timing Diagrams**


#### Read Cycle 1<sup>(1),(4)</sup>



# **Read Cycle 2**<sup>(1),(2),(4)</sup>



# **Read Cycle 3**<sup>(1),(2),(4)</sup>




Notes: 1. Read Cycle occurs whenever a high on the SWE and SOE is low, while SUB and/or SLB and SCS1 and SCS2 are in active status.

- 2.  $\overline{SOE} = V_{IL}$ .
- 3. <u>Transition</u> is measured + 200 mV from steady state voltage. This parameter is sampled and not 100% tested.
- 4. SCST in high for the standby, low for active. SCS2 in low for the standby, high for active. SUB and SLB in high for the standby, low for active.






#### Write Cycle 1 (SWE Controlled)(1),(4),(8)



### Write Cycle 2 (SCS1, SCS2 Controlled)(1),(4),(8)



- Notes: 1. A write occurs during the overlap of a low SWE, a low SCS1, a high SCS2 and a low SUB and/or SLB.
  - 2. t<sub>WR</sub> is measured from the earlier of SCS1, SLB, SUB, or SWE going high or SCS2 going low to the end of write cycle.
  - 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
  - 4. If the SCS1, SLB and SUB low transition and SCS2 high transition occur simultaneously with the SWE low transition or after the SWE transition, outputs remain in a high impedance state.
  - 5. Q (data out) is the same phase with the write data of this write cycle.
  - 6. Q (data out) is the read data of the next address.
  - 7. Transition is measured + 200 mV from steady state. This parameter is sampled and not 100% tested.
  - 8. SCS1 in high for the standby, low for active SCS2 in low for the standby, high for active. SUB and SLB in high for the standby, low for active.


#### **Data Retention Electric Characteristic**

 $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 


Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	$\overline{SCS1} > V_{CC} - 0.2V$ or $SCS2 < V_{SS} + 0.2V$ or $\overline{SUB}, \overline{SLB} > V_{CC} - 0.2V$ $V_{IN} > V_{CC} - 0.2V$ or $V_{IN} < V_{SS} + 0.2V$		1.2		3.3	V
I <sub>CCDR</sub>	Data Retention Current	$\begin{split} &\frac{\text{Vcc=1.5V,}}{\text{SCS1}} > \text{V}_{\text{CC}} - 0.2\text{V or} \\ &\frac{\text{SCS2} < \text{V}_{\text{SS}} + 0.2\text{V or}}{\text{SUB, } \text{SLB}} > \text{V}_{\text{CC}} - 0.2\text{V} \\ &\text{V}_{\text{IN}} > \text{V}_{\text{CC}} - 0.2\text{V or} \\ &\text{V}_{\text{IN}} < \text{V}_{\text{SS}} + 0.2\text{V} \end{split}$	SL LL		0.1	10	μΑ
tCDR	See Data Retention Timing Diagram	Chip Deselect to Data Retention Time		0			ns
tR	Operating Recovery Time		t <sub>RC</sub>				

Note: 1. Typical values are under the condition of T<sub>A</sub> = 25°C. Typical values are sampled and not 100% tested.

#### **Data Retention Timing Diagram 1**



#### **Data Retention Timing Diagram 2**








## **Ordering Information**

t <sub>ACC</sub> (ns)	Ordering Code	Flash Boot Block	Flash Plane Architecture	SRAM	Package	Operation Range
85	AT52BR3244-85CI	Bottom	24M + 8M	256K x 16	66C4	Industrial
						(-40° to 85°C)
90	AT52BR3244-90CI	Bottom	24M + 8M	256K x 16	66C4	Industrial
						(-40° to 85°C)
110	AT52BR3244-11CI	Bottom	24M + 8M	256K x 16	66C4	Industrial
						(-40° to 85°C)
85	AT52BR3244T-85CI	Тор	24M + 8M	256K x 16	66C4	Industrial
						(-40° to 85°C)
90	AT52BR3244T-90CI	Тор	24M + 8M	256K x 16	66C4	Industrial
						(-40° to 85°C)
110	AT52BR3244T-11CI	Тор	24M + 8M	256K x 16	66C4	Industrial
						(-40° to 85°C)
85	AT52BR3248-85CI	Bottom	24M + 8M	512K x 16	66C4	Industrial
						(-40° to 85°C)
90	AT52BR3248-90CI	Bottom	24M + 8M	512K x 16	66C4	Industrial
						(-40° to 85°C)
85	AT52BR3248T-85CI	Тор	24M + 8M	512K x 16	66C4	Industrial
						(-40° to 85°C)
90	AT52BR3248T-90CI	Тор	24M + 8M	512K x 16	66C4	Industrial
						(-40° to 85°C)

Package Type			
66C4	66-ball, Plastic Chip-size Ball Grid Array Package (CBGA)		

## **Packaging Information**

#### 66C4 - CBGA







#### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

#### © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademarks of Atmel.

Other terms and product names may be the trademarks of others.

