#### **TENTATIVE** TOSHIBA MULTI-CHIP INTEGRATED CIRCUIT SILICON GATE CMOS

#### SRAM AND FLASH MEMORY MIXED MULTI-CHIP PACKAGE

#### DESCRIPTION

The TH50VSF2582/2583AASB is a mixed multi-chip package containing a 4,194,304-bit full CMOS SRAM and a 33,554,432 bit flash memory. The CIOS and CIOF inputs can be used to select the optimal memory configuration. The power supply for the TH50VSF2582/2583AASB can range from 2.7 V to 3.6 V. The TH50VSF2582/2583AASB can perform simultaneous read/write operations on its flash memory and is available in a 69-pin BGA package, making it suitable for a variety of applications.

#### **FEATURES**

- Power supply voltage  $V_{CCs} = 2.7 \text{ V} \sim 3.6 \text{ V}$ VCCf = 2.7 V~3.6 V
- Data retention supply voltage  $V_{CCs} = 1.5 \text{ V} \sim 3.6 \text{ V}$
- Current consumption

Operating: 45 mA maximum (CMOS level) Standby: 7 µA maximum (SRAM CMOS level) Standby: 10 µA maximum (flash CMOS level)

- Block erase architecture for flash memory 8 blocks of 8 Kbytes 63 blocks of 64 Kbytes
- Organization

CIOF	CIOS	Flash Memory	SRAM
V <sub>CC</sub>	V <sub>CC</sub>	2,097,152 words of 16 bits	262,144 words of 16 bits
Vcc	VSS	2,097,152 words of 16 bits	524,288 words of 8 bits
V <sub>SS</sub>	$V_{SS}$	4,194,304 words of 8 bits	524,288 words of 8 bits

- Function mode control for flash memory Compatible with JEDEC-standard commands
- Flash memory functions

Simultaneous Read/Write operations Auto-Program Auto Chip Erase, Auto Block Erase Auto Multiple-Block Erase Program Suspend/Resume Block-Erase Suspend/Resume Data Polling / Toggle Bit function Block Protection / Boot Block Protection Support for automatic sleep and hidden ROM area Common flash memory interface (CFI) Byte/Word Modes

- Erase and Program cycles for flash memory 10<sup>5</sup> cycles (typical)
- Boot block architecture for flash memory TH50VSF2582AASB: Top boot block TH50VSF2583AASB: Bottom boot block

P-FBGA69-1209-0.80A3: 0.31 g (typ.)

### PIN ASSIGNMENT (TOP VIEW)

CIOF =  $V_{CC}$ , CIOS =  $V_{CC}$  (×16, ×16)

	1	2	3	4	5	6	7	8	9	10
[	7									
Α	NC									NC
В	NC									NC
С	NC		A7	LB	$\overline{\text{WP}}/\text{ACC}$	WE	A8	A11		
D		А3	A6	ŪВ	RESET	CE2S	A19	A12	A15	
Ε		A2	A5	A18	RY/BY	A20	A9	A13	NC	
F	NC	A1	A4	A17			A10	A14	NC	NC
G	NC	A0	$V_{SS}$	DQ1			DQ6	DU	A16	NC
Н		CEF	ŌĒ	DQ9	DQ3	DQ4	DQ13	DQ15	CIOF	
J		CE1S	DQ0	DQ10	$V_{CCf}$	$V_{\text{CCs}}$	DQ12	DQ7	$V_{SS}$	
Κ			DQ8	DQ2	DQ11	CIOS	DQ5	DQ14		
L	NC									NC
М	NC									NC

### **PIN NAMES**

A0~A21	Address inputs
A12S	A12 input for SRAM
A12F	A12 input for flash memory
SA	A18 input for SRAM
DQ0~DQ15	Data inputs/outputs
CE1S, CE2S	Chip Enable inputs for SRAM
CEF	Chip Enable input for flash memory
ŌĒ	Output Enable input
WE	Write Enable input
LB, UB	Data byte control input
RY/BY	Ready/Busy output
RESET	Hardware reset input
WP/ACC	Write Protect / Program Acceleration input
CIOS	Word Enable input for SRAM
CIOF	Word Enable input for flash memory
V <sub>CCs</sub>	Power supply for SRAM
V <sub>CCf</sub>	Power supply for flash memory
V <sub>SS</sub>	Ground
NC	Not connected
DU	Do not use

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
- damage to property.

  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

  The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. shall be made at the customer's own risk




# PIN ASSIGNMENT (TOP VIEW)

• CIOF =  $V_{CC}$ , CIOS =  $V_{SS}$  (×16, ×8)

	1	2	3	4	5	6	7	8	9	10
I	7									
Α	NC									NC
В	NC									NC
С	NC		A7	DU	$\overline{\text{WP}}/\text{ACC}$	WE	A8	A11		
D		А3	A6	DU	RESET	CE2S	A19	A12	A15	
Е		A2	A5	A18	RY/BY	A20	A9	A13	NC	
F	NC	A1	A4	A17			A10	A14	NC	NC
G	NC	A0	$V_{\text{SS}}$	DQ1			DQ6	SA	A16	NC
Н		CEF	ŌĒ	DQ9	DQ3	DQ4	DQ13	DQ15	CIOF	
J		CE1S	DQ0	DQ10	Vccf	$V_{CCs}$	DQ12	DQ7	$V_{SS}$	
K			DQ8	DQ2	DQ11	CIOS	DQ5	DQ14		
L	NC									NC
М	NC									NC

 $CIOF = V_{SS}, \ CIOS = V_{SS} \ (\times 8, \times 8)$ 



Note: A12F and A12S should be wired together and used as a single A12 pin.


000707EBA2

<sup>The products described in this document are subject to the foreign exchange and foreign trade laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or other rights.</sup> others.

The information contained herein is subject to change without notice.



# **BLOCK DIAGRAM**



### **MODE SELECTION**

OPERATION MODE	CEF	CE1S	CE2S	ŌĒ	WE	RESET	ŪB	ΙΒ	WP/ACC	DQ0~DQ7	DQ8~DQ15
Flash Read	L	Н	Х	L	Н	Н	Х	Х	Х	Dout	Dout
Flasii Neau	L	Х	L	L	Н	Н	Х	Х	Х	D <sub>OUT</sub>	D <sub>OUT</sub>
	Н	L	Н	L	Н	Н	L	L	Х	D <sub>OUT</sub>	D <sub>OUT</sub>
SRAM Read	Н	L	Н	L	Н	Н	Н	L	Х	D <sub>OUT</sub>	Hi-Z
	Н	L	Н	L	Н	Н	L	Н	Х	Hi-Z	D <sub>OUT</sub>
Flash Write	L	Н	Х	Н	┙	Н	Х	Х	X	D <sub>IN</sub>	D <sub>IN</sub>
riasii wiile	L	Х	L	Н	L	Н	Х	Х	X	D <sub>IN</sub>	D <sub>IN</sub>
	Н	L	Н	Х	L	Н	L	L	Х	D <sub>IN</sub>	D <sub>IN</sub>
SRAM Write	Н	L	Н	Х	L	Н	Н	L	Х	D <sub>IN</sub>	Hi-Z
	Н	L	Н	Χ	┙	Н	L	Н	X	Hi-Z	D <sub>IN</sub>
Flash Output Disable	Х	Н	Х	Н	Ι	X	Х	Х	X	Hi-Z	Hi-Z
Flash Output Disable	Х	Х	L	Н	Н	X	Х	Х	Х	Hi-Z	Hi-Z
SRAM Output Disable	Н	Х	Х	Н	Н	Х	Х	Х	Х	Hi-Z	Hi-Z
SKAIVI Output Disable	Н	Х	Х	Х	Х	Х	Н	Н	Х	Hi-Z	Hi-Z
Flash Standby	Н	Х	Х	Х	Х	Н	Х	Х	Х	S	S
Flash Hardware Reset / Standby	х	х	х	Х	Х	L	Х	Х	Х	S	S
SRAM Standby	Х	Н	Х	Х	Х	Х	Х	Х	Х	F	F
SKAWI Standby	Х	Х	L	Х	Х	Х	Х	Х	Х	F	F

Notes:  $L = V_{IL}$ ;  $H = V_{IH}$ ;  $X = V_{IH}$  or  $V_{IL}$ 

F: Depends on flash memory operation mode.

S: Depends on SRAM operation mode.

When CIOS =  $V_{CC}$  and CIOF =  $V_{CC}$ , Word Mode is selected for both SRAM and flash memory. Does not apply when  $\overline{CEF} = \overline{CE1S} = V_{IL}$  and CE2S =  $V_{IH}$  at the same time.



# **ID CODE TABLE**

co	DE TYPE	A20~A12	A6	A1	A0	CODE (HEX) <sup>(1)</sup>
Manufacturer Co	de	*	L	L	L	0098H
Device Code	TH50VSF2582AASB	*	L	L	Н	009AH
Device Code	TH50VSF2583AASB	*	L	L	Н	009CH
Verify Block Prot	ect	BA <sup>(2)</sup>	L	Н	L	Data <sup>(3)</sup>

Notes: \* =  $V_{IH}$  or  $V_{IL}$ ,  $L = V_{IL}$ ,  $H = V_{IH}$ 

- (1) DQ8~DQ15 are Hi-Z in Byte mode
- (2) BA: Block Address
- (3) 0001H Protected Block 0000H - Unprotected Block



### **COMMAND SEQUENCES**

COMMAN		BUS WRITE	FIRST WRITE			ND BUS CYCLE	THIRD WRITE (			TH BUS CYCLE		BUS CYCLE	SIXTH WRITE	
SEQUENC	E	CYCLES REQ'D	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset		1	XXXH	F0H										
Dec 1/Dec 1	Word	3	555H	AAH	2AAH	5511	555H	F0H	RA <sup>(1)</sup>	RD <sup>(2)</sup>				
Read/Reset	Byte	3	AAAH	ААП	555H	55H	AAAH	гип	KA	KD.				
ID Read	Word	3	555H	AAH	2AAH	55H	BK <sup>(3)</sup> + 555H	90H	IA <sup>(4)</sup>	ID <sup>(5)</sup>				
	Byte	, and the second	AAAH	75.11	555H	00	BK <sup>(3)</sup> + AAAH	00		.5				
Auto-Program	Word	4	555H	AAH	2AAH	55H	555H	A0H	PA <sup>(6)</sup>	PD <sup>(7)</sup>				
Auto-i Togram	Byte	4	AAAH	7711	555H	3311	AAAH	Auri	1	10				
Program Suspen	nd	1	вк <sup>(3)</sup>	ВОН										
Program Resum	ne	1	вк <sup>(3)</sup>	30H										
Auto Chip	Word	6	555H		2AAH	5511	555H	80H	555H		2AAH	- FELL	555H	4011
Erase	Byte	0	AAAH	AAH	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	AAAH	10H
Auto Block	Word	6	555H		2AAH	5511	555H	0011	555H		2AAH	5511	BA <sup>(8)</sup>	0011
Erase	Byte	0	AAAH	AAH	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	BA	30H
Block Erase Sus	spend	1	BK <sup>(3)</sup>	ВОН										
Block Erase Res	sume	1	вк <sup>(3)</sup>	30H										
Block Protect		4	XXXH	60H	BPA <sup>(9)</sup>	60H	XXXH	40H	BPA <sup>(9)</sup>	BPD <sup>(10)</sup>				
Verify Block	Word	3	555H	AAH	2AAH	55H	BK <sup>(3)</sup> + 555H	90H	BPA <sup>(9)</sup>	BPD <sup>(10)</sup>				
Protect	Byte	3	AAAH	ААП	555H	2211	BK <sup>(3)</sup> + AAAH	9011	ВРА	ВРО				
Fast Program	Word	3	555H	AAH	2AAH	55H	555H	20H						
Set	Byte	3	AAAH	ААП	555H		AAAH	2011						
Fast Program		2	XXXH	A0H	PA <sup>(6)</sup>	PD <sup>(7)</sup>								
Fast Program R	eset	2	XXXH	90H	XXXH	F0H <sup>(13)</sup>								
Hidden ROM	Word	3	555H	AAH	2AAH	55H	555H	88H						
Mode Entry	Byte	3	AAAH	ААН	555H	DDH	AAAH	8811						
Hidden ROM	Word	_	555H		2AAH	5511	555H	4.01.1	PA <sup>(6)</sup>	PD <sup>(7)</sup>				
Program	Byte	4	AAAH	AAH	555H	55H	AAAH	A0H	PA	PD				
Hidden ROM	Word		555H		2AAH	5511	555H	0017	555H		2AAH	5511	BA <sup>(8)</sup>	0011
Erase	Byte	6	AAAH	AAH	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	BA.	30H
Hidden ROM	Word		555H		2AAH	5511	555H	2017	20047	0011				
Mode Exit	Byte	4	AAAH	AAH	555H	55H	AAAH	90H	XXXH	00H				
	\A/==:		BK <sup>(3)</sup> +											
Query	Word	2	55H	98H	CA <sup>(11)</sup>	CD <sup>(12)</sup>								
Command	Byte	2	BK <sup>(3)</sup> + AAH	9011	CA	CD								

Notes: The system should generate the following address patterns: Word Mode: 555H or 2AAH on address pins A10~A0 Byte Mode: AAAH or 555H on address pins A10~A0, A12F DQ8~DQ15 are ignored in Word Mode.

- (1) RA: Read Address
- (2) RD: Read Data
- (3) BK: Bank Address = A20~A15
- (4) IA: Bank Address and ID Read Address (A6, A1, A0) (8) BA: Block Address = A20~A12 Bank Address = A20~A15 Manufacturer Code = (0, 0, 0) Device Code = (0, 0, 1)
- (5) ID: ID Data
  - 0098H Manufacturer Code
  - 009AH Device Code (TH50VSF2582AASB) 009CH - Device Code (TH50VSF2583AASB)
  - 0001H Protected Block

- Byte mode when V<sub>IL</sub> is inputted to CIOF, and addresses are A21~A0
- Write mode when  $V_{\mbox{\scriptsize IH}}$  is inputted to CIOF, and addresses
- Valid addresses are A10~A0 when a command is entered.
- (6) PA: Program Address
- (7) PD: Program Data
- (9) BPA: Block Address and ID Read Address (A6, A1, A0) Block Address = A20~A12 ID Read Address = (0, 1, 0)
- (10) BPD: Verify Data
- (11) CA: CFI Address
- (12) CD: CFI Data
- (13) F0H: 00H is valid too



# **BLOCK ERASE ADDRESS TABLES**

# (1) TH50VSF2582AASB (top boot block)

BANK #				I	BLOC	K ADE	RESS	3			ADDRES	S RANGE
BANK #	BLOCK #		ВА	NK AI	DDRE	SS					ADDICES	STANGE
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA0	L	L	L	L	L	L	*	*	*	000000H~00FFFFH	000000H~007FFFH
	BA1	L	L	L	L	L	Н	*	*	*	010000H~01FFFFH	008000H~00FFFFH
	BA2	L	L	L	L	Н	L	*	*	*	020000H~02FFFFH	010000H~017FFFH
BK0	BA3	L	L	L	L	Н	Н	*	*	*	030000H~03FFFFH	018000H~01FFFFH
DNU	BA4	L	L	L	Н	L	L	*	*	*	040000H~04FFFFH	020000H~027FFFH
	BA5	L	L	L	Н	L	Н	*	*	*	050000H~05FFFFH	028000H~02FFFFH
	BA6	L	L	L	Н	Н	L	*	*	*	060000H~06FFFFH	030000H~037FFFH
	BA7	L	L	L	Н	Н	Н	*	*	*	070000H~07FFFFH	038000H~03FFFFH
	BA8	L	L	Н	L	L	L	*	*	*	080000H~08FFFFH	040000H~047FFFH
	BA9	L	L	Н	L	L	Н	*	*	*	090000H~09FFFFH	048000H~04FFFFH
	BA10	L	L	Н	L	Н	L	*	*	*	0A0000H~0AFFFH	050000H~057FFFH
DI/1	BA11	L	L	Н	L	Н	Н	*	*	*	0B0000H~0BFFFFH	058000H~05FFFFH
BK1	BA12	L	L	Н	Н	L	L	*	*	*	0C0000H~0CFFFFH	060000H~067FFFH
	BA13	L	L	Н	Н	L	Н	*	*	*	0D0000H~0DFFFFH	068000H~06FFFFH
	BA14	L	L	Н	Н	Н	L	*	*	*	0E0000H~0EFFFFH	070000H~077FFFH
	BA15	L	L	Н	Н	Н	Н	*	*	*	0F0000H~0FFFFH	078000H~07FFFFH
	BA16	L	Н	L	L	L	L	*	*	*	100000H~10FFFFH	080000H~087FFFH
	BA17	L	Н	L	L	L	Н	*	*	*	110000H~11FFFFH	088000H~08FFFFH
	BA18	L	Н	L	L	Н	L	*	*	*	120000H~12FFFFH	090000H~097FFFH
BK2	BA19	L	Н	L	L	Н	Н	*	*	*	130000H~13FFFFH	098000H~09FFFFH
DN2	BA20	L	Н	L	Н	L	L	*	*	*	140000H~14FFFFH	0A0000H~0A7FFFH
	BA21	L	Н	L	Н	L	Н	*	*	*	150000H~15FFFFH	0A8000H~0AFFFFH
	BA22	L	Н	L	Н	Н	L	*	*	*	160000H~16FFFFH	0B0000H~0B7FFFH
	BA23	L	Н	L	Н	Н	Н	*	*	*	170000H~17FFFFH	0B8000H~0BFFFFH
	BA24	L	Н	Н	L	L	L	*	*	*	180000H~18FFFFH	0C0000H~0C7FFFH
	BA25	L	Н	Н	L	L	Н	*	*	*	190000H~19FFFFH	0C8000H~0CFFFFH
	BA26	L	Н	Н	L	Н	L	*	*	*	1A0000H~1AFFFFH	0D0000H~0D7FFFH
DI/2	BA27	L	Н	Н	L	Н	Н	*	*	*	1B0000H~1BFFFFH	0D8000H~0DFFFFH
BK3	BA28	L	Н	Н	Н	L	L	*	*	*	1C0000H~1CFFFFH	0E0000H~0E7FFH
	BA29	L	Н	Н	Н	L	Н	*	*	*	1D0000H~1DFFFFH	0E8000H~0EFFFFH
	BA30	L	Н	Н	Н	Н	L	*	*	*	1E0000H~1EFFFFH	0F0000H~0F7FFFH
-	BA31	L	Н	Н	Н	Н	Н	*	*	*	1F0000H~1FFFFFH	0F8000H~0FFFFH



54446	DI GOV			I	BLOC	K ADE	RESS	3			ADDRESS RANGE		
BANK #	BLOCK #		ВА	NK A	DDRE	SS					7.001.20		
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE	
	BA32	Н	L	L	L	L	L	*	*	*	200000H~20FFFFH	100000H~107FFFH	
	BA33	Н	L	L	L	L	Н	*	*	*	210000H~21FFFFH	108000H~10FFFFH	
	BA34	Н	L	L	L	Н	L	*	*	*	220000H~22FFFFH	110000H~117FFFH	
BK4	BA35	Н	L	L	L	Н	Н	*	*	*	230000H~23FFFFH	118000H~11FFFFH	
DN4	BA36	Н	L	L	Н	L	L	*	*	*	240000H~24FFFFH	120000H~127FFFH	
	BA37	Н	L	L	Н	L	Н	*	*	*	250000H~25FFFFH	128000H~12FFFFH	
	BA38	Н	L	L	Н	Н	L	*	*	*	260000H~26FFFFH	130000H~137FFFH	
	BA39	Н	L	L	Н	Н	Н	*	*	*	270000H~27FFFH	138000H~13FFFFH	
	BA40	Н	L	Н	L	L	L	*	*	*	280000H~28FFFFH	140000H~147FFFH	
	BA41	Н	L	Н	L	L	Н	*	*	*	290000H~29FFFFH	148000H~14FFFFH	
	BA42	Н	L	Н	L	Н	L	*	*	*	2A0000H~2AFFFFH	150000H~157FFFH	
DVE	BA43	Н	L	Н	L	Н	Н	*	*	*	2B0000H~2BFFFFH	158000H~15FFFFH	
BK5	BA44	Н	L	Н	Н	L	L	*	*	*	2C0000H~2CFFFFH	160000H~167FFFH	
	BA45	Н	L	Н	Н	L	Н	*	*	*	2D0000H~2DFFFFH	168000H~16FFFFH	
	BA46	Н	L	Н	Н	Н	L	*	*	*	2E0000H~2EFFFFH	170000H~177FFFH	
	BA47	Н	L	Н	Н	Н	Н	*	*	*	2F0000H~2FFFFFH	178000H~17FFFFH	
	BA48	Н	Н	L	L	L	L	*	*	*	300000H~30FFFFH	180000H~187FFFH	
	BA49	Н	Н	L	L	L	Н	*	*	*	310000H~31FFFFH	188000H~18FFFFH	
	BA50	Н	Н	L	L	Н	L	*	*	*	320000H~32FFFFH	190000H~197FFFH	
DIVE	BA51	Н	Н	L	L	Н	Н	*	*	*	330000H~33FFFFH	198000H~19FFFFH	
BK6	BA52	Н	Н	L	Н	L	L	*	*	*	340000H~34FFFFH	1A0000H~1A7FFFH	
	BA53	Н	Н	L	Н	L	Н	*	*	*	350000H~35FFFFH	1A8000H~1AFFFFH	
	BA54	Н	Н	L	Н	Н	L	*	*	*	360000H~36FFFFH	1B0000H~1B7FFFH	
	BA55	Н	Н	L	Н	Н	Н	*	*	*	370000H~37FFFFH	1B8000H~1BFFFFH	
	BA56	Н	Н	Н	L	L	L	*	*	*	380000H~38FFFFH	1C0000H~1C7FFFH	
	BA57	Н	Н	Н	L	L	Н	*	*	*	390000H~39FFFFH	1C8000H~1CFFFFH	
	BA58	Н	Н	Н	L	Н	L	*	*	*	3A0000H~3AFFFFH	1D0000H~1D7FFFH	
BK7	BA59	Н	Н	Н	L	Н	Н	*	*	*	3B0000H~3BFFFFH	1D8000H~1DFFFFH	
	BA60	Н	Н	Н	Н	L	L	*	*	*	3C0000H~3CFFFFH	1E0000H~1E7FFFH	
	BA61	Н	Н	Н	Н	L	Н	*	*	*	3D0000H~3DFFFFH	1E8000H~1EFFFFH	
	BA62	Н	Н	Н	Н	Н	L	*	*	*	3E0000H~3EFFFFH	1F0000H~1F7FFFH	

# **TOSHIBA**

				I	BLOC	K ADE	RESS	3			ADDRES	S PANGE
BANK #	BLOCK #		BA	NK AI	DDRE	SS					ADDRES	3 RANGE
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA63	Н	Н	Н	Н	Н	Η	L	L	L	3F0000H~3F1FFFH	1F8000H~1F8FFFH
	BA64	Н	Н	Н	Н	Н	Ι	L	L	Н	3F2000H~3F3FFFH	1F9000H~1F9FFFH
	BA65	Н	Н	Н	Н	Н	Ι	L	Н	L	3F4000H~3F5FFFH	1FA000H~1FAFFFH
BK8	BA66	Н	Н	Н	Н	Н	Ι	L	Н	Н	3F6000H~3F7FFFH	1FB000H~1FBFFFH
DNO	BA67	Н	Н	Н	Н	Н	Ι	Н	L	L	3F8000H~3F9FFFH	1FC000H~1FCFFFH
	BA68	Н	Н	Н	Н	Н	Ι	Н	L	Н	3FA000H~3FBFFFH	1FD000H~1FDFFFH
	BA69	Н	Н	Н	Н	Н	Η	Н	Н	L	3FC000H~3FDFFFH	1FE000H~1FEFFFH
	BA70	Н	Н	Н	Н	Н	Η	Н	Н	Н	3FE000H~3FFFFFH	1FF000H~1FFFFFH



# (2) TH50VSF2583AASB (bottom boot block)

DANIK	DI COIX			ĺ	BLOC	K ADE	RESS	3			ADDRES	S RANGE
BANK #	BLOCK #		ВА	NK A	DDRE	SS					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA0	L	L	L	L	L	L	Ы	Ы	L	000000H~001FFFH	000000H~000FFFH
	BA1	L	L	L	L	L	L	L	L	Н	002000H~003FFFH	001000H~001FFFH
	BA2	L	L	L	L	L	L	L	Н	L	004000H~005FFFH	002000H~002FFFH
BK0	BA3	L	L	L	L	L	L	L	Н	Н	006000H~007FFFH	003000H~003FFFH
BNU	BA4	L	L	L	L	L	L	Н	L	L	008000H~009FFFH	004000H~004FFFH
	BA5	L	L	L	L	L	L	Н	L	Н	00A000H~00BFFFH	005000H~005FFFH
	BA6	L	L	L	L	L	L	Н	Н	L	00C000H~00DFFFH	006000H~006FFFH
	BA7	L	L	L	L	L	L	Н	Н	Н	00E000H~00FFFFH	007000H~007FFFH
	BA8	L	L	L	L	L	Н	*	*	*	010000H~01FFFFH	008000H~00FFFFH
	BA9	L	L	L	L	Н	L	*	*	*	020000H~02FFFFH	010000H~017FFFH
	BA10	L	L	L	L	Н	Н	*	*	*	030000H~03FFFFH	018000H~01FFFFH
BK1	BA11	L	L	L	Н	L	L	*	*	*	040000H~04FFFFH	020000H~027FFFH
	BA12	L	L	L	Н	L	Н	*	*	*	050000H~05FFFFH	028000H~02FFFFH
	BA13	L	L	L	Н	Н	L	*	*	*	060000H~06FFFH	030000H~037FFFH
	BA14	L	L	L	Н	Н	Н	*	*	*	070000H~07FFFH	038000H~03FFFFH
	BA15	L	L	Н	L	L	L	*	*	*	080000H~08FFFFH	040000H~047FFFH
	BA16	L	L	Н	L	L	Н	*	*	*	090000H~09FFFFH	048000H~04FFFH
	BA17	L	L	Н	L	Н	L	*	*	*	0A0000H~0AFFFH	050000H~057FFFH
DICO	BA18	L	L	Н	L	Н	Н	*	*	*	0B0000H~0BFFFFH	058000H~05FFFFH
BK2	BA19	L	L	Н	Н	L	L	*	*	*	0C0000H~0CFFFFH	060000H~067FFFH
	BA20	L	L	Н	Н	L	Н	*	*	*	0D0000H~0DFFFFH	068000H~06FFFH
	BA21	L	L	Н	Н	Н	L	*	*	*	0E0000H~0EFFFH	070000H~077FFFH
	BA22	L	L	Н	Н	Н	Н	*	*	*	0F0000H~0FFFFH	078000H~07FFFFH
	BA23	L	Н	L	L	L	L	*	*	*	100000H~10FFFFH	080000H~087FFFH
	BA24	L	Н	L	L	L	Н	*	*	*	110000H~11FFFFH	088000H~08FFFFH
	BA25	L	Н	L	L	Н	L	*	*	*	120000H~12FFFFH	090000H~097FFFH
DICO	BA26	L	Н	L	L	Н	Н	*	*	*	130000H~13FFFFH	098000H~09FFFFH
BK3	BA27	L	Н	L	Н	L	L	*	*	*	140000H~14FFFFH	0A0000H~0A7FFFH
	BA28	L	Н	L	Н	L	Н	*	*	*	150000H~15FFFFH	0A8000H~0AFFFFH
	BA29	L	Н	L	Н	Н	L	*	*	*	160000H~16FFFFH	0B0000H~0B7FFFH
	BA30	L	Н	L	Н	Н	Н	*	*	*	170000H~17FFFFH	0B8000H~0BFFFFH



DANK	DI GOI			E	BLOC	K ADE	RESS	3			ADDRESS RANGE		
BANK #	BLOCK #		BA	NK AI	DDRE	SS	ı			ı	7.2220		
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE	
	BA31	L	Н	Н	L	L	L	*	*	*	180000H~18FFFFH	0C0000H~0C7FFFH	
	BA32	L	Н	Н	L	L	Н	*	*	*	190000H~19FFFFH	0C8000H~0CFFFFH	
	BA33	L	Н	Н	L	Н	L	*	*	*	1A0000H~1AFFFFH	0D0000H~0D7FFFH	
BK4	BA34	L	Н	Н	L	Н	Н	*	*	*	1B0000H~1BFFFFH	0D8000H~0DFFFFH	
DICT	BA35	L	Н	Н	Н	L	L	*	*	*	1C0000H~1CFFFFH	0E0000H~0E7FFH	
	BA36	L	Н	Н	Η	L	Н	*	*	*	1D0000H~1DFFFFH	0E8000H~0EFFFFH	
	BA37	L	Н	Н	Η	Н	L	*	*	*	1E0000H~1EFFFFH	0F0000H~0F7FFH	
	BA38	L	Н	Н	Н	Н	Н	*	*	*	1F0000H~1FFFFFH	0F8000H~0FFFFFH	
	BA39	Н	L	L	L	L	L	*	*	*	200000H~20FFFFH	100000H~107FFFH	
	BA40	Н	L	L	L	L	Н	*	*	*	210000H~21FFFFH	108000H~10FFFFH	
	BA41	Н	L	L	L	Н	L	*	*	*	220000H~22FFFFH	110000H~117FFFH	
BK5	BA42	Н	L	L	L	Н	Н	*	*	*	230000H~23FFFFH	118000H~11FFFFH	
PVO	BA43	Н	L	L	Н	L	L	*	*	*	240000H~24FFFFH	120000H~127FFFH	
	BA44	Н	L	L	Н	L	Н	*	*	*	250000H~25FFFFH	128000H~12FFFFH	
	BA45	Н	L	L	Н	Н	L	*	*	*	260000H~26FFFFH	130000H~137FFFH	
	BA46	Н	L	L	Н	Н	Н	*	*	*	270000H~27FFFFH	138000H~13FFFFH	
	BA47	Н	L	Н	L	L	L	*	*	*	280000H~28FFFFH	140000H~147FFFH	
	BA48	Н	L	Н	L	L	Н	*	*	*	290000H~29FFFFH	148000H~14FFFFH	
	BA49	Н	L	Н	L	Н	L	*	*	*	2A0000H~2AFFFFH	150000H~157FFFH	
DICC	BA50	Н	L	Н	L	Н	Н	*	*	*	2B0000H~2BFFFFH	158000H~15FFFFH	
BK6	BA51	Н	L	Н	Н	L	L	*	*	*	2C0000H~2CFFFFH	160000H~167FFFH	
	BA52	Н	L	Н	Н	L	Н	*	*	*	2D0000H~2DFFFFH	168000H~16FFFFH	
	BA53	Н	L	Н	Н	Н	L	*	*	*	2E0000H~2EFFFFH	170000H~177FFFH	
	BA54	Н	L	Н	Н	Н	Н	*	*	*	2F0000H~2FFFFFH	178000H~17FFFFH	
	BA55	Н	Н	L	L	L	L	*	*	*	300000H~30FFFFH	180000H~187FFFH	
	BA56	Н	Н	L	L	L	Н	*	*	*	310000H~31FFFFH	188000H~18FFFFH	
	BA57	Н	Н	L	L	Н	L	*	*	*	320000H~32FFFFH	190000H~197FFFH	
D1/2	BA58	Н	Н	L	L	Н	Н	*	*	*	330000H~33FFFFH	198000H~19FFFFH	
BK7	BA59	Н	Н	L	Н	L	L	*	*	*	340000H~34FFFFH	1A0000H~1A7FFFH	
	BA60	Н	Н	L	Н	L	Н	*	*	*	350000H~35FFFFH	1A8000H~1AFFFFH	
	BA61	Н	Н	L	Н	Н	L	*	*	*	360000H~36FFFFH	1B0000H~1B7FFFH	
	BA62	Н	Н	L	Н	Н	Н	*	*	*	370000H~37FFFFH	1B8000H~1BFFFFH	

# **TOSHIBA**

			BLOCK ADDRESS					3			ADDRESS RANGE		
BANK #	BLOCK #		BA	NK AI	DDRE	SS					, IBBN 288 TWWEE		
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE	
	BA63	Н	Η	Н	L	L	L	*	*	*	380000H~38FFFFH	1C0000H~1C7FFFH	
	BA64	Н	Ι	Н	L	L	Н	*	*	*	390000H~39FFFFH	1C8000H~1CFFFFH	
	BA65	Н	Ι	Н	L	Н	L	*	*	*	3A0000H~3AFFFFH	1D0000H~1D7FFFH	
BK8	BA66	Н	Ι	Н	L	Н	Н	*	*	*	3B0000H~3BFFFFH	1D8000H~1DFFFFH	
DNO	BA67	Н	Ι	Н	Н	L	L	*	*	*	3C0000H~3CFFFFH	1E0000H~1E7FFFH	
	BA68	Н	Ι	Н	Н	L	Н	*	*	*	3D0000H~3DFFFFH	1E8000H~1EFFFFH	
	BA69	Н	Н	Н	Н	Н	L	*	*	*	3E0000H~3EFFFFH	1F0000H~1F7FFFH	
	BA70	Н	Н	Н	Н	Н	Н	*	*	*	3F0000H~3FFFFFH	1F8000H~1FFFFFH	



# **BLOCK SIZE TABLE**

# (1) TH50VSF2582AASB (top boot block)

BLOCK	BLOC	K SIZE	BANK	BANK	SIZE	BLOCK COUNT	
#	BYTE MODE	WORD MODE	#	BYTE MODE	WORD MODE	BEGGIN GOOM!	
BA0~BA7	64 Kbytes	32 Kwords	BK0	512 Kbytes	256 Kwords	8	
BA8~BA15	64 Kbytes	32 Kwords	BK1	512 Kbytes	256 Kwords	8	
BA16~BA23	64 Kbytes	32 Kwords	BK2	512 Kbytes	256 Kwords	8	
BA24~BA31	64 Kbytes	32 Kwords	BK3	512 Kbytes	256 Kwords	8	
BA32~BA39	64 Kbytes	32 Kwords	BK4	512 Kbytes	256 Kwords	8	
BA40~BA47	64 Kbytes	32 Kwords	BK5	512 Kbytes	256 Kwords	8	
BA48~BA55	64 Kbytes	32 Kwords	BK6	512 Kbytes	256 Kwords	8	
BA56~BA62	64 Kbytes	32 Kwords	BK7	448 Kbytes	224 Kwords	7	
BA63~BA70	8 Kbytes	4 Kwords	BK8	64 Kbytes	32 Kwords	8	

### (2) TH50VSF2583AASB (bottom boot block)

BLOCK	BLOC	K SIZE	BANK	BANK	SIZE	BLOCK COUNT	
#	BYTE MODE	WORD MODE	#	BYTE MODE	WORD MODE	BEOOK COOM	
BA0~BA7	8 Kbytes	4 Kwords	BK0	64 Kbytes	32 Kwords	8	
BA8~BA14	64 Kbytes	32 Kwords	BK1	448 Kbytes	224 Kwords	7	
BA15~BA22	64 Kbytes	32 Kwords	BK2	512 Kbytes	256 Kwords	8	
BA23~BA30	64 Kbytes	32 Kwords	BK3	512 Kbytes	256 Kwords	8	
BA31~BA38	64 Kbytes	32 Kwords	BK4	512 Kbytes	256 Kwords	8	
BA39~BA46	64 Kbytes	32 Kwords	BK5	512 Kbytes	256 Kwords	8	
BA47~BA54	64 Kbytes	32 Kwords	BK6	512 Kbytes	256 Kwords	8	
BA55~BA62	64 Kbytes	32 Kwords	BK7	512 Kbytes	256 Kwords	8	
BA63~BA70	64 Kbytes	32 Kwords	BK8	512 Kbytes	256 Kwords	8	



### **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RANGE	UNIT
V <sub>CC</sub>	V <sub>CCs</sub> /V <sub>CCf</sub> Supply Voltage	-0.3~4.6	V
V <sub>IN</sub>	Input Voltage <sup>(1)</sup>	-0.3~4.6	V
$V_{DQ}$	Input/Output Voltage	-0.5~V <sub>CC</sub> + 0.5 (≤ 4.6)	V
T <sub>opr</sub>	Operating Temperature	-40~85	°C
$P_{D}$	Power Dissipation	0.6	W
T <sub>solder</sub>	Soldering Temperature (10s)	260	°C
Ioshort	Output Short Circuit Current <sup>(2)</sup>	100	mA
N <sub>EW</sub>	Erase/Program Cycling Capability	100,000	Cycles
T <sub>stg</sub>	Storage Temperature	<b>−55~125</b>	°C

<sup>(1)</sup> -2.0 V for pulse width  $\leq 20 \text{ ns}$ 

### **HARDWARE SEQUENCE FLAGS**

	STATUS			DQ7	DQ6	DQ5	DQ3	DQ2	RY/BY
	Auto Programming			DQ7	Toggle	0	0	1	0
	Read in P	rogram Suspend <sup>(1)</sup>	)	Data	Data	Data	Data	Data	Hi-Z
		Erase Hold Time	Selected <sup>(2)</sup>	0	Toggle	0	0	Toggle	0
	In Auto	Erase Hold Time	Not-selected <sup>(3)</sup>	0	Toggle	0	0	1	0
In Progress	Erase	Auto Erase	Selected	0	Toggle	0	1	Toggle	0
iii Flogiess			Not-selected	0	Toggle	0	1	1	0
		Read	Selected	1	1	0	0	Toggle	Hi-Z
	In Erase		Not-selected	Data	Data	Data	Data	Data	Hi-Z
	Suspend		Selected	DQ7	Toggle	0	0	Toggle	0
			Not-selected	DQ7	Toggle	0	0	1	0
	Auto Prog	ramming		DQ7	Toggle	1	0	1	0
Time Limit Exceeded	Auto Eras	Auto Erase			Toggle	1	1	NA	0
	Programm	Programming in Erase Suspend			Toggle	1	0	NA	0

Notes: DQ outputs cell data and  $\mbox{RY/}\overline{\mbox{BY}}$  goes High-Impedence when the operation has been completed.

DQ0 and DQ1 pins are reserved for future use.

0 is output on DQ0, DQ1 and DQ4.

- (1) Data output from an address to which Write is being performed are undefined.
- (2) Output when the block address selected for Auto Block Erase is specified and data is read from there. During Auto Chip Erase, all blocks are selected.
- (3) Output when a block address not selected for Auto Block Erase of same bank as selected block is specified and data is read from there.

<sup>(2)</sup> Output shorted for no more than one second. No more than one output shorted at a time



# RECOMMENDED DC OPERATING CONDITIONS (Ta = -40°~85°C)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
V <sub>CCs</sub> /V <sub>CCf</sub>	Power Supply Voltage	2.7	_	3.6	
V <sub>IH</sub>	Input High-Level Voltage	2.2	_	V <sub>CC</sub> + 0.3	
V <sub>IL</sub>	Input Low-Level Voltage	-0.3 <sup>(1)</sup>	_	V <sub>CC</sub> ×0.2	
$V_{DH}$	Data Retention Voltage for SRAM	1.5	_	3.6	V
V <sub>LKO</sub>	Flash Low-Lock Voltage	2.3	_	2.5	
V <sub>ACC</sub>	High Voltage for WP/ACC	8.5	_	9.5	
V <sub>ID</sub>	High Voltage for RESET	11.4	_	12.6	

<sup>(1)</sup> -2.0 V for pulse width  $\leq 20 \text{ ns}$ 

# **CAPACITANCE** (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND			15	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND			20	pF

Note: These parameters are sampled periodically and are not tested for every device.



# DC CHARACTERISTICS (Ta = -40°~85°C, V<sub>CCs</sub>/V<sub>CCf</sub> = 2.7 V~3.6 V)

SYMBOL	PARAMETER	(	CONDITIONS		MIN	TYP.	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0 V~V <sub>CC</sub>			_	_	±1	μΑ
lsон	SRAM Output High Current	$V_{OH} = V_{CCs} - 0.5 V$			-0.5	_	_	mA
I <sub>SOL</sub>	SRAM Output Low Current	V <sub>OL</sub> = 0.4 V			2.1	_	_	mA
I <sub>FOH1</sub>	Flash Output High Current (TTL)	V <sub>OH</sub> = 2.4 V			-0.4	_	_	mA
l==	Flash Output High Current	$V_{OH} = V_{CCf} \times 0.85$			-2.5		_	mA
IFOH2	(CMOS)	$V_{OH} = V_{CCf} - 0.4 V$			-100	_	_	μΑ
I <sub>FOL</sub>	Flash Output Low Current	$V_{OL} = 0.4 V$			4	_	_	mA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0 \ V \sim V_{CC}, \overline{OI}$	$\bar{\Xi} = V_{IH}$		_	_	±1	μΑ
Icco <sub>1</sub>	Flash Average Read Current	$\overline{\text{CEF}} = V_{\text{IL}}, \ \overline{\text{OE}} = V_{\text{cycle}}$	$I_{IH}$ , $I_{OUT} = 0$ mA,		_	_	30	mA
I <sub>CCO2</sub>	Flash Average Program/ Erase Current	CEF = V <sub>IL</sub> , OE = \	I <sub>H</sub> , I <sub>OUT</sub> = 0 mA		_	_	15	mA
looss		<u></u>		$t_{cycle} = t_{RC}$	_	_	50	m^
I <sub>CCO3</sub>	SRAM Average Operating	$\overline{OE} = V_{IH}, I_{OUT} = 0$ r	mA	t <sub>cycle</sub> = 1 MHz	_	_	12	mA
looo.	Current	$\overline{\text{CE1S}} = 0.2 \text{ V}, \ \overline{\text{OE}}$	$t_{cycle} = t_{RC}$	_	_	45	mA	
I <sub>CCO4</sub>		$CE2S = V_{CCs} - 0.2 \text{ V, } I_{OUT} = 0 \text{ mA}$		t <sub>cycle</sub> = 1 MHz	_	_	5	,
I <sub>CCO5</sub>	Flash Average Read-while-Programming Current	$V_{IN} = V_{IH}/V_{IL}$ , $I_{OUT} = 0$ mA, $t_{cycle} = t_{RC}$ (min)				_	45	mA
I <sub>CCO6</sub>	Flash Average Read-while-Erasing Current	V <sub>IN</sub> = V <sub>IH</sub> /V <sub>IL</sub> , I <sub>OUT</sub> =	_	_	45	mA		
I <sub>CCO7</sub>	Flash Average Program-while- Erase-Suspended Current	V <sub>IN</sub> = V <sub>IH</sub> /V <sub>IL</sub> , I <sub>OUT</sub> =	0 mA		_	_	15	mA
I <sub>CCS1</sub>	Flash Standby Current	CEF = RESET = V <sub>0</sub>	CCf or RESET =	/ <sub>SS</sub>	_		10	μΑ
I <sub>CCS2</sub>	Flash Standby Current (Automatic Sleep Mode <sup>(1)</sup> )	$V_{IH} = V_{CCf}$ or $V_{IL} = V_{SC}$	SS		_	_	10	μА
I <sub>CCS3</sub>		CE1S = V <sub>IH</sub> or CE2S	$S = V_{IL}$		_	_	2	mA
				Ta = 25°C	_	0.01	0.5	
			V <sub>CCs</sub> = 3.0 V	Ta = -20°~40°C	_	_ 1		
				Ta = -20°~85°C	_	_	5	
I <sub>CCS4</sub>	SRAM Standby Current	$\overline{\text{CE1S}} = V_{\text{CCs}} - 0.2$ V or CE2S = 0.2 V <sup>(2)</sup>	V	Ta = 25°C	_	_	0.6	μΑ
		3. <b>3.1.3</b> – <b>3.2. 4</b>	V <sub>CCs</sub> = 3 V ± 10%	Ta = -20°~85°C	_	_	6	
				Ta = 25°C	_	_	0.7	<b>1  </b>
		$V_{CCs} = 3.3 \text{ V} \pm 0$		Ta = -20°~85°C	_	_	7	
l <sub>ACC</sub>	High-Voltage Input Current for WP/ACC	8.5 V ≤ V <sub>ACC</sub> ≤ 9.5 V	1	l	_	_	20	mA

<sup>(1)</sup> If the address remains unchanged for 150 ns, the device will enter Automatic Sleep Mode.

<sup>(2)</sup> In Standby Mode, with  $\overline{\text{CETS}} \ge \text{V}_{CCs} - 0.2 \text{ V}$ , these limits are guaranteed when CE2S  $\ge \text{V}_{CCs} - 0.2 \text{ V}$  or CE2S  $\le 0.2 \text{ V}$ , and CIOS  $\ge \text{V}_{CCs} - 0.2 \text{ V}$  or CIOS  $\le 0.2 \text{ V}$ .



# AC CHARACTERISTICS (SRAM) (Ta = -40°~85°C, V<sub>CCs</sub> = 2.7 V~3.6 V)

# Read cycle

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>RC</sub>	Read Cycle Time	70	_	
t <sub>ACC</sub>	Address Access Time	_	70	
t <sub>CO1</sub>	Chip Enable ( CE1S ) Access Time	_	70	
t <sub>CO2</sub>	Chip Enable (CE2S) Access Time	_	70	
toE	Output Enable Access Time	_	35	
t <sub>BA</sub>	Data Byte Control Access Time	_	35	
t <sub>COE</sub>	Chip Enable Low to Output Active	5	_	ns
toee	Output Enable Low to Output Active	0	_	115
t <sub>BE</sub>	Data Byte Control Low to Output Active	0	_	
t <sub>OD</sub>	Chip Enable High to Output Hi-Z	_	30	
t <sub>ODO</sub>	Output Enable High to Output Hi-Z	_	30	
t <sub>BD</sub>	Data Byte Control High to Output Hi-Z	_	30	
t <sub>OH</sub>	Output Data Hold Time	10	_	
t <sub>CCR</sub>	CE Recovery Time	0	_	

### Write cycle

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>WC</sub>	Write Cycle Time	70	_	
t <sub>WP</sub>	Write Pulse Width	50	_	
t <sub>CW</sub>	Chip Enable to End of Write	60	_	
t <sub>BW</sub>	Data Byte Control to End of Write	50	_	
t <sub>AS</sub>	Address Set-up Time	0	_	ns
t <sub>WR</sub>	Write Recovery Time	0	_	115
t <sub>ODW</sub>	WE Low to Output Hi-Z	_	30	
toew	WE High to Output Active	0	_	
t <sub>DS</sub>	Data Set-up Time	30	_	
t <sub>DH</sub>	Data Hold Time	0	_	

# **AC TEST CONDITIONS**

PARAMETER	VALUES
Input Pulse Level	0.4 V, 2.4 V
Input Pulse Rise and Fall Time (10%~90%)	5 ns
Timing Measurement Reference Level (input)	V <sub>CCs</sub> ×0.5
Timing Measurement Reference Level (output)	V <sub>CCs</sub> ×0.5
Output Load	C <sub>L</sub> (100 pF) + 1 TTL gate



# AC CHARACTERISTICS (FLASH MEMORY)

### **READ CYCLE**

SYMBOL	PARAMETER	30	)pF	100	UNIT	
		MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	70	_	_	80	ns
t <sub>ACC</sub>	Address Access Time	_	70	_	80	ns
t <sub>CE</sub>	CEF Access Time	_	70	_	80	ns
toE	OE Access Time	_	30	_	35	ns
t <sub>CEE</sub>	CEF to Output Low-Z	0	_	0	_	ns
t <sub>OEE</sub>	OE to Output Low-Z	0	_	0	_	ns
t <sub>OEH</sub>	OE Hold Time	0	_	0	_	ns
t <sub>OH</sub>	Output Data Hold Time	0	_	0	_	ns
t <sub>DF1</sub>	CEF to Output Hi-Z	_	25	_	25	ns
t <sub>DF2</sub>	OE to Output Hi-Z	_	25	_	25	ns

# **BLOCK PROTECT**

SYMBOL	PARAMETER		MAX	UNIT
t <sub>VPS</sub>	V <sub>ID</sub> Set-up Time	4	_	μs
t <sub>CESP</sub>	CEF Set-up Time	4	_	μs
t <sub>VPH</sub>	OE Hold Time	4		μs
t <sub>PPLH</sub>	WE Low-Level Hold Time	100	_	μs

### PROGRAM AND ERASE CHARACTERISTICS

SYMBOL	PARAMETER	MIN	MAX	UNIT
<b>+</b>	Auto-Program Time (Byte Mode)	8*	300	μs
tppw	Auto-Program Time (Word Mode)	11*	300	μs
t <sub>PCEW</sub>	Auto Chip Erase Time	50*	710	s
t <sub>PBEW</sub>	Auto Block Erase Time		10	s
t <sub>EW</sub>	Erase/Program Cycle		_	Cycles

<sup>\*:</sup> typ.



# COMMAND WRITE/PROGRAM/ERASE CYCLE

	DL PARAMETER		LOAD CAPACITANCE			
SYMBOL			30pF		100pF	
			MAX	MIN	MAX	
t <sub>CMD</sub>	Command Write Cycle Time	70	_	80	_	ns
t <sub>AS</sub>	Address Set-up Time / BYTE Set-up Time		_	0	_	ns
t <sub>AH</sub>	Address Hold Time / BYTE Hold Time	40	_	40	_	ns
t <sub>AHW</sub>	Address Hold Time from WE High level	20	_	20	_	ns
t <sub>DS</sub>	Data Set-up Time	40	_	40	_	ns
t <sub>DH</sub>	Data Hold Time	0	_	0	_	ns
t <sub>WELH</sub>	WE Low-Level Hold Time (WE Control)	40	_	40	_	ns
twehh	WE High-Level Hold Time (WE Control)	20	_	20	_	ns
t <sub>CES</sub>	CEF Set-up Time to WE Active (WE Control)	0	_	0	_	ns
t <sub>CEH</sub>	CEF Hold Time from WE High Level (WE Control)	0	_	0	_	ns
t <sub>CELH</sub>	CEF Low-Level Hold Time (CEF Control)	40	_	40	_	ns
t <sub>CEHH</sub>	CEF High-Level Hold Time (CEF Control)	20	_	20	_	ns
t <sub>WES</sub>	WE Set-up time to CEF Active (CEF Control)	0	_	0	_	ns
tweH	WE Hold Time from CEF High Level(CEF Control)	0	_	0	_	ns
toes	OE Set-up Time	0	_	0	_	ns
t <sub>OEHP</sub>	OE Hold Time (Toggle, Data Polling)		_	90	_	ns
t <sub>OEHT</sub>	OE High-Level Hold Time (Toggle)		_	20	_	ns
t <sub>AST</sub>	Address Set-up Time (Toggle)	0		0		ns
t <sub>AHT</sub>	Address Hold Time (toggle)	0		0		ns
t <sub>BEH</sub>	Erase Hold Time	50	_	50	_	μs
t <sub>VCS</sub>	V <sub>CCf</sub> Set-up Time	500	_	500	_	μs
t <sub>BUSY</sub>	Program/Erase Valid to RY/BY Delay	_	90	_	90	ns
t <sub>RP</sub>	RESET Low-Level Hold Time	500	_	500	_	ns
t <sub>READY</sub>	RESET Low-Level to Read Mode	_	20	_	20	μs
t <sub>RB</sub>	RY/BY Recovery Time	0	_	0	_	ns
t <sub>RH</sub>	RESET Recovery Time		_	50	_	ns
t <sub>CEBTS</sub>	CEF Set-up time BYTE Transition		_	5	_	ns
t <sub>SUSP</sub>	Program Suspend Command to Suspend Mode		1.5	_	1.5	μs
t <sub>RESP</sub>	Program Resume Command to Program Mode		1		1	μs
tsuse	Erase Suspend Command to Suspend Mode		15	_	15	μs
tRESE	Erase Resume Command to Erase Mode	_	1	_	1	μs



#### SIMULTANEOUS READ/WRITE OPERATION

The TH50VSF2582/2583AASB features a Simultaneous Read/Write operation. The Simultaneous Read/Write operation enables the device to simultaneously write data to or erase data from a bank while reading data from another bank.

The TH50VSF2582/2583AASB has a total of nine banks: 1 bank of 0.5 Mbits, 1 bank of 3.5 Mbits and 7 banks of 4 Mbits. Banks can be switched between using the bank addresses (A20~A15). For a description of bank blocks and addresses, please refer to the Block Address Table and Block Size Table.

The Simultaneous Read/Write operation cannot perform multiple operations within a single bank. The table below shows the operation modes in which simultaneous operation can be performed.

Note that during Auto-Program execution or Auto Block Erase operation, the Simultaneous Read/Write operation cannot read data from addresses in the same bank which have not been selected for operation. Data from these addresses can be read using the Program Suspend or Erase Suspend function, however.

### SIMULTANEOUS READ/WRITE OPERATION

STATUS OF BANK ON WHICH OPERATION IS BEING PERFORMED	STATUS OF OTHER BANKS
Read Mode	
ID Read Mode <sup>(1)</sup>	
Auto-Program Mode	
Fast Program Mode <sup>(2)</sup>	
Program Suspend Mode	Read Mode
Auto Block Erase Mode	Read Mode
Auto Multiple Block Erase Mode <sup>(3)</sup>	
Erase Suspend Mode	
Program Suspend during Erase Suspend	
CFI Mode	

- (1) Only Command Mode is valid.
- (2) Including times when Acceleration Mode is in use.
- (3) If the selected blocks are spread across all nine banks, simultaneous operation cannot be carried out.

### **OPERATION MODES**

In addition to the Read, Write and Erase Modes, the TH50VSF2520/2583AASB features many functions including block protection and data polling. When incorporating the device into a deign, please refer to the timing charts and flowcharts in combination with the description below.

#### Read Mode

To read data from the memory cell array, set the device to Read Mode. In Read Mode the device can perform high-speed random access as asynchronous ROM.

The device is automatically set to Read Mode immediately after power-on or on completion of automatic operation. A software reset releases ID Read Mode and the lock state which the device enters if automatic operation ends abnormally, and sets the device to Read Mode. A hardware reset terminates operation of the device and resets it to Read Mode. When reading data without changing the address immediately after power-on, either input a hardware Reset or change  $\overline{\text{CEF}}$  from H to L.



#### **ID Read Mode**

ID Read mode is used to read the device maker code and device code. The mode is useful for EPROM programmers to automatically identify the device type.

In this method, simultaneous operation can be performed. Inputting an ID Read command sets the specified bank to ID Read mode. Banks are specified by inputting the bank address (BK) in the third bus write cycle of the command cycle. To read an ID code, the bank address as well as the ID read address must be specified. From address BK + 00 the maker code is output; from address BK + 01 the device code is output. From other banks, data are output from the memory cells. Inputting a Reset command releases ID Read mode and returns the device to Read mode.

Access time in ID Read mode is the same as that in Read mode. For the codes, see the ID Code Table.

#### Standby Mode

There are two ways to put the device into Standby Mode.

(1) Control using  $\overline{\text{CEF}}$  and  $\overline{\text{RESET}}$ 

With the device in Read Mode, input  $V_{DD} \pm 0.3~V$  to  $\overline{CEF}$  and  $\overline{RESET}$ . The device will enter Standby Mode and the current will be reduced to the standby current (I<sub>CCS1</sub>). However, if the device is in the process of performing simultaneous operation, the device will not enter Standby Mode but will instead cause the operating current to flow.

(2) Control using  $\overline{RESET}$  only

With the device in Read Mode, input  $V_{SS} \pm 0.3 \text{ V}$  to  $\overline{RESET}$ . The device will enter Standby Mode and the current will be reduced to the standby current (ICCS1). Even if the device is in the process of performing simultaneous operation, this method will terminate the current operation and set the device to Standby Mode. This is a hardware reset and is described later.

In Standby Mode DQ is put in High-Impedance state.

#### Auto-Sleep Mode

This function suppresses power dissipation during reading. If the address input does not change for 150 ns, the device will automatically enter Sleep Mode and the current will be reduced to the standby current (ICCS2). However, if the device is in the process of performing simultaneous operation, the device will not enter Standby Mode but will instead cause the operating current to flow. Because the output data is latched, data is output in Sleep Mode. When the address is changed, Sleep Mode is automatically released, and data from the new address is output.

#### **Output Disable Mode**

Inputting VIH to  $\overline{OE}$  disables output from the device and sets DQ to High-Impedance.



#### **Command Write**

The TH50VSF2582/2583AASB uses the standard JEDEC control commands for a single-power supply  $E^2PROM$ . A Command Write is executed by inputting the address and data into the Command Register. The command is written by inputting a pulse to  $\overline{WE}$  with  $\overline{CEF} = \overline{VIL}$  and  $\overline{OE} = \overline{VIH}$  ( $\overline{WE}$  control). The command can also be written by inputting a pulse to  $\overline{CEF}$  with  $\overline{WE} = \overline{VIL}$  ( $\overline{CEF}$  control). The address is latched on the falling edge of either  $\overline{WE}$  or  $\overline{CEF}$ . The data is latched on the rising edge of either  $\overline{WE}$  or  $\overline{CEF}$ . DQ0~DQ7 are valid for data input and DQ8~DQ15 are ignored.

To abort input of the command sequence use the Reset command. The device will reset the Command Register and enter Read Mode. If an undefined command is input, the Command Register will be reset and the device will enter Read Mode.

#### Software Reset

Apply a software reset by inputting a Read/Reset command. A software reset returns the device from ID Read Mode or CFI Mode to Read Mode, releases the lock state if automatic operation has ended abnormally, and clears the Command Register.

#### **Hardware Reset**

A hardware reset initializes the device and sets it to Read Mode. When a pulse is input to  $\overline{RESET}$  for trp, the device abandons the operation which is in progress and enters Read Mode after tready. Note that if a hardware reset is applied during data overwriting, such as a Write or Erase operation, data at the address or block being written to at the time of the reset will become undefined.

After a hardware reset the device enters  $\overline{RESET} = VIH$  or Standby Mode if  $\overline{RESET} = VIL$ . The DQ pins are High-Impedance when  $\overline{RESET} = VIL$ . After the device has entered Read Mode, Read operations and input of any command are allowed.

#### Comparison between Software Reset and Hardware Reset

ACTION	SOFTWARE RESET	HARDWARE RESET
Releases ID Read Mode or CFI Mode.	True	True
Clears the Command Register.	True	True
Releases the lock state if automatic operation has ended abnormally.	True	True
Stops any automatic operation which is in progress.	False	True
Stops any operation other than the above and returns the device to Read Mode.	False	True

#### **BYTE** /Word Mode

CIOF is used select Word Mode (16 bits) or Byte Mode (8 bits) for the TH50VSF2582/2583AASB. If VIH is input to CIOF, the device will operate in Word Mode. Read data or write commands using DQ0~DQ15. When VIL is input to CIOF, read data or write commands using DQ0~DQ7. A12F is used as the lowest address. DQ8~DQ14 will become High-Impedance.



#### **Auto-Program Mode**

The TH50VSF2582/2583AASB can be programmed in either byte or word units. Auto-Program Mode is set using the Program command. The program address is latched on the falling edge of the  $\overline{\rm WE}$  signal and data is latched on the rising edge of the fourth Bus Write cycle (with  $\overline{\rm WE}$  control). Auto programming starts on the rising edge of the  $\overline{\rm WE}$  signal in the fourth Bus Write cycle. The Program and Program Verify commands are automatically executed by the chip. The device status during programming is indicated by the Hardware Sequence flag. To read the Hardware Sequence flag, specify the address to which the Write is being performed.

During Auto-Program execution, a command sequence for the bank on which execution is being performed cannot be accepted. To terminate execution, use a hardware reset. Note that if the Auto-Program operation is terminated in this manner, the data written so far is invalid.

Any attempt to program a protected block is ignored. In this case the device enters Read Mode 3  $\mu$ s after the rising edge of the  $\overline{WE}$  signal in the fourth Bus Write cycle.

If an Auto-Program operation fails, the device remains in the programming state and does not automatically return to Read Mode. The device status is indicated by the Hardware Sequence flag. Either a Reset command or a hardware reset is required to return the device to Read Mode after a failure. If a programming operation fails, the block which contains the address to which data could not be programmed should not be used.

The device allows 0s to be programmed into memory cells which contain a 1. 1s cannot be programmed into cells which contain 0s. If this is attempted, execution of Auto Program will fail. This is a user error, not a device error. A cell containing 0 must be erased in order to set it to 1.

#### Fast Program Mode

Fast Program is a function which enables execution of the command sequence for the Auto Program to be completed in two cycles. In this mode the first two cycles of the command sequence, which normally requires four cycles, are omitted. Writing is performed in the remaining two cycles. To execute Fast Program, input the Fast Program command. Write in this mode uses the Fast Program command but operation is the same at that for ordinary Auto-Program. The status of the device is indicated by the Hardware Sequence flag and read operations can be performed as usual. To exit this mode, the Fast Program Reset command must be input. When the command is input, the device will return to Read Mode.

### Acceleration Mode

The TH50VSF2582/2583AASB features Acceleration Mode which allows write time to be reduced. Applying VACC to  $\overline{\text{WP}}$  or ACC automatically sets the device to Acceleration Mode. In Acceleration Mode, Block Protect Mode changes to Temporary Block Unprotect Mode. Write Mode changes to Fast Program Mode. Modes are switched by the  $\overline{\text{WP}}/\text{ACC}$  signal; thus, there is no need for a Temporary Block Unprotect operation or to set or reset Fast Program Mode. Operation of Write is the same as in Auto-Program Mode. Removing VACC from  $\overline{\text{WP}}/\text{ACC}$  terminates Acceleration Mode.



#### Program Suspend/Resume Mode

Program Suspend is used to enable Data Read by suspending the Write operation. The device accepts a Program Suspend command in Write Mode (including Write operations performed during Erase Suspend) but ignores the command in other modes. When the command is input, the address of the bank on which Write is being performed must be specified. After input of the command, the device will enter Program Suspend Read Mode after tSUSP.

During Program Suspend, Cell Data Read, ID Read and CFI Data Read can be performed. When Data Write is suspended, the address to which Write was being performed becomes undefined. ID Read and CFI Data Read are the same as usual.

After completion of Program Suspend input a Program Resume command to return to Write Mode. When inputting the command, specify the address of the bank on which Write is being performed. If the ID Read or CFI Data Read functions is being used, abort the function before inputting the Resume command. On receiving the Resume command, the device returns to Write Mode and resumes outputting the Hardware Sequence flag for the bank to which data is being written.

Program Suspend can be run in Fast Program Mode or Acceleration Mode. However, note that when running Program Suspend in Acceleration Mode, VACC must not be released.

#### Auto Chip Erase Mode

The Auto Chip Erase Mode is set using the Chip Erase command. An Auto Chip Erase operation starts on the rising edge of  $\overline{\text{WE}}$  in the sixth bus cycle. All memory cells are automatically preprogrammed to 0, erased and verified as erased by the chip. The device status is indicated by the Hardware Sequence flag.

Command input is ignored during an Auto Chip Erase. A hardware reset can interrupt an Auto Chip Erase operation. If an Auto Chip Erase operation is interrupted, it cannot be completed correctly. Hence an additional Erase operation must be performed.

Any attempt to erase a protected block is ignored. If all blocks are protected, the Auto Erase operation will not be executed and the device will enter Read mode 100  $\mu s$  after the rising edge of the  $\overline{WE}$  signal in the sixth bus cycle.

If an Auto Chip Erase operation fails, the device will remain in the erasing state and will not return to Read Mode. The device status is indicated by the Hardware Sequence flag. Either a Reset command or a hardware reset is required to return the device to Read Mode after a failure.

In this case it cannot be ascertained which block the failure occurred in. Either abandon use of the device altogether, or perform a Block Erase on each block, identify the failed block, and stop using it. The host processor must take measures to prevent subsequent use of the failed block.



#### Auto Block Erase / Auto Multi-Block Erase Modes

The Auto Block Erase Mode and Auto Multi-Block Erase Mode are set using the Block Erase command. The block address is latched on the falling edge of the  $\overline{\text{WE}}$  signal in the sixth bus cycle. The block erase starts as soon as the Erase Hold Time (tBEH) has elapsed after the rising edge of the  $\overline{\text{WE}}$  signal. When multiple blocks are erased, the sixth Bus Write cycle is repeated with each block address and Auto Block Erase command being input within the Erase Hold Time (this constitutes an Auto Multi-Block Erase operation). If a command other than an Auto Block Erase command or Erase Suspend command is input during the Erase Hold Time, the device will reset the Command Register and enter Read Mode. The Erase Hold Time restarts on each successive rising edge of  $\overline{\text{WE}}$ . Once operation starts, all memory cells in the selected block are automatically preprogrammed to 0, erased and verified as erased by the chip. The device status is indicated by the setting of the Hardware Sequence flag. When the Hardware Sequence flag is read, the addresses of the blocks on which auto-erase operation is being performed must be specified. If the selected blocks are spread across all nine banks, simultaneous operation cannot be carried out.

All commands (except Erase Suspend) are ignored during an Auto Block Erase or Auto Multi-Block Erase operation. Either operation can be aborted using a Hardware Reset. If an auto-erase operation is interrupted, it cannot be completed correctly; therefore, a further erase operation is necessary to complete the erasing.

Any attempt to erase a protected block is ignored. If all the selected blocks are protected, the auto-erase operation is not executed and the device returns to Read Mode 100  $\mu$ s after the rising edge of the  $\overline{WE}$  signal in the last bus cycle.

If an auto-erase operation fails, the device remains in Erasing state and does not return to Read Mode. The device status is indicated by the Hardware Sequence flag. After a failure either a Reset command or a Hardware Reset is required to return the device to Read Mode. If multiple blocks are selected, it will not be possible to ascertain the block in which the failure occurred. In this case either abandon use of the device altogether, or perform a Block Erase on each block, identify the failed block, and stop using it. The host processor must take measures to prevent subsequent use of the failed block.

#### Erase Suspend / Erase Resume Modes

Erase Suspend Mode suspends Auto Block Erase and reads data from or writes data to an unselected block. The Erase Suspend command is allowed during an auto block erase operation but is ignored in all other oreration modes. When the command is input, the address of the bank on which Erase is being performed must be specified.

In Erase Suspend Mode only a Read, Program or Resume command can be accepted. If an Erase Suspend command is input during an Auto Block Erase, the device will enter Erase Suspend Read Mode after tSUSE. The device status (Erase Suspend Read Mode) can be verified by checking the Hardware Sequence flag. If data is read consecutively from the block selected for Auto Block Erase, the DQ2 output will toggle and the DQ6 output will stop toggling and  $RY/\overline{BY}$  will be set to High-Impedance.

Inputting a Write command during an Erase Suspend enables a Write to be performed to a block which has not been selected for the Auto Block Erase. Data is written in the usual manner.

To resume the Auto Block Erase, input an Erase Resume command. On input of the command, the address of the bank on which the Write was being performed must be specified. On receiving an Erase Resume command, the device returns to the state it was in when the Erase Suspend command was input. If an Erase Suspend command is input during the Erase Hold Time, the device will return to the state it was in at the start of the Erase Hold Time. At this time more blocks can be specified for erasing. If an Erase Resume command is input during an Auto Block Erase, Erase resumes. At this time toggle output of DQ6 resumes and 0 is output on  $RY/\overline{BY}$ .



#### **Block Protection**

Block Protection is a function to disable write and erase in block units.

Applying VID to  $\overline{RESET}$  and inputting the Block Protect command performs block protection. The first cycle of the command sequence is the Setup command. In the second cycle, the Block Protect command is input, in which a block address and A1 = VIH and A0 = A6 = VIL are input. At this time, the device writes to the block protector circuit, Until write is complete, there must be a wait of tPPLH but the device need not be controlled during this time. In the third cycle, the Verify Block Protect command is input. This command verifies write to the block protector circuit. Read is performed in the fourth cycle. If the protection operation is complete, 01H is output. If other than 01H is output, write is not complete; thus, input the Block Protect command again. Canceling VID to  $\overline{RESET}$  exits this mode.

#### **Temporary Block Unprotection**

The TC58VSF2582/2583AASB has a temporary block unprotection feature which disables block protection for all protected blocks. Unprotection is enabled by applying VID to the  $\overline{RESET}$  pin. Now Write and Erase operations can be performed on all blocks except the boot blocks which have been protected by the Boot Block Protect operation. The device returns to its previous state when VID is removed from the  $\overline{RESET}$  pin. That is, previously protected blocks will be protected again.

#### Verify Block Protect

The Verify Block Protect command is used to ascertain whether a block is protected or unprotected. This mode is set by setting A0, A6 and the block address A19~A12 to VIL and setting A1 to VIH. This command should be input before a Read operation is performed. 0001H is output if the block is protected and 0000H is output if the block is unprotected. In Byte Mode DQ8 to DQ15 are in High-Impedance state. Block protection verification can also be carried out using a software command.

#### **Boot Block Protection**

Boot block protection temporarily protects certain boot blocks using a method different from ordinary block protection. Neither VID nor a command sequence is required. Protection is performed simply by inputting VIL on  $\overline{WP}/ACC$ . The target blocks are the two pairs of boot blocks. The top boot blocks are BA69 and BA70; the bottom boot blocks are BA0 and BA1. Inputting VIH on  $\overline{WP}/ACC$  releases the mode. From now on, if it is necessary to protect these blocks, the ordinary Block Protection Mode must be used.



#### Hidden ROM Area

The TH50VSF2582/2583AASB features a 64-Kbyte hidden ROM area which is separate from the memory cells. The area consists of one block. Data Read, Write and Protect can be performed on this block. Because Protect cannot be released, once the block is protected, data in the block cannot be overwritten.

The hidden ROM area is located in the address space indicated in the HIDDEN ROM AREA ADDRESS TABLE. To access the Hidden ROM area, input a Hidden ROM Mode Entry command. The device now enters Hidden ROM Mode, allowing Read, Write, Erase and Block Protect to be executed. Write and Erase operations are the same as auto operations except that the device is in Hidden ROM Mode. However, regarding write operation, Accelaration mode can not be performed during Hidden ROM mode. To protect the hidden ROM area, use the block protection function. The operation of Block Protect here is the same as a normal Block Protect except that VIH rather than VID is input to RESET. Once the block has been protected, protection cannot be released, even using the temporary block unprotection function. Use Block Protect carefully. Note that in Hidden ROM Mode, simultaneous operation cannot be performed. Therefore, do not attempt to access areas other than the hidden ROM area.

To exit Hidden ROM Mode, use the Hidden ROM Mode Exit command. This will return the device to Read Mode.

#### **HIDDEN ROM AREA ADDRESS TABLE**

TYPE	BOOT BLOCK	BYTE MODE		WORD MODE	
1117	ARCHITECTURE	ADDRESS RANGE	SIZE	ADDRESS RANGE	SIZE
TH50VSF2582AASB	TOP BOOT BLOCK	3F0000H~3FFFFFH	64 Kbytes	1F8000H~1FFFFFH	32 Kwords
TH50VSF2583AASB	BOTTOM BOOT BLOCK	000000H~00FFFFH	64 Kbytes	000000H~007FFFH	32 Kwords



# **COMMON FLASH MEMORY INTERFACE (CFI)**

The TH50VSF2520/2583AASB conforms to the CFI specifications. To read information from the device, input the Query command followed by the address. In Word Mode DQ8 $\sim$ DQ15 all output 0s. To exit this mode, input the Reset command.

### **CFI CODE TABLE**

ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
10H 11H 12H	0051H 0052H 0059H	ASCII string "QRY"
13H 14H	0002Н 0000Н	Primary OEM command set 2: AMD/FJ standard type
15H 16H	0040Н 0000Н	Address for primary extended table
17H 18H	0000Н 0000Н	Alternate OEM command set 0: none exists
19H 1AH	0000H 0000H	Address for alternate OEM extended table
1BH	0027H	V <sub>DD</sub> (min) (Write/Erase) DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
1CH	0036Н	V <sub>DD</sub> (max) (Write/Erase) DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
1DH	0000H	V <sub>PP</sub> (min) voltage
1EH	0000H	V <sub>PP</sub> (max) voltage
1FH	0004H	Typical time-out per single byte/word write (2 <sup>N</sup> μs)
20H	0000H	Typical time-out for minimum size buffer write (2 <sup>N</sup> µs)
21H	000AH	Typical time-out per individual block erase (2 <sup>N</sup> ms)
22H	0000H	Typical time-out for full chip erase (2 <sup>N</sup> ms)
23H	0005H	Maximum time-out for byte/word write (2 <sup>N</sup> times typical)
24H	0000H	Maximum time-out for buffer write (2 <sup>N</sup> times typical)
25H	0004H	Maximum time-out per individual block erase (2 <sup>N</sup> times typical)
26H	0000H	Maximum time-out for full chip erase (2 <sup>N</sup> times typical)
27H	0016H	Device Size (2 <sup>N</sup> byte)
28H 29H	0002H 0000H	Flash device interface description 2: ×8/×16
2AH 2BH	0000Н 0000Н	Maximum number of bytes in multi-byte write (2 <sup>N</sup> )



ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
2CH	0002H	Number of erase block regions within device
2DH 2EH 2FH 30H	0007H 0000H 0020H 0000H	Erase Block Region 1 information Bits 0~15: y = block number Bits 16~31: z = block size (z × 256 bytes)
31H 32H 33H 34H	003EH 0000H 0000H 0001H	Erase Block Region 2 information
40H 41H 42H	0050H 0052H 0049H	ASCII string "PRI"
43H	0031H	Major version number, ASCII
44H	0031H	Minor version number, ASCII
45H	0000Н	Address-Sensitive Unlock 0: Required 1: Not required
46H	0002H	Erase Suspend 0: Not supported 1: For Read-only 2: For Read & Write
47H	0001H	Block Protect 0: Not supported X: Number of blocks per group
48H	0001H	Block Temporary Unprotect 0: Not supported 1: Supported
49H	0004H	Block Protect/Unprotect scheme
4AH	0001H	Simultaneous operation 0: Not supported 1: Supported
4BH	0000Н	Burst Mode 0: Not supported
4CH	0000H	Page Mode 0: Not supported
4DH	0085H	V <sub>ACC</sub> (min) voltage DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
4EH	0095H	V <sub>ACC</sub> (max) voltage DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
4FH	000XH	Top/Bottom Boot Block Flag 2: TH50VSF2582AASB 3: TH50VSF2583AASB
50H	0001H	Program suspend 0: Not supported 1: Supported



### HARDWARE SEQUENCE FLAGS FOR FLASH MEMORY

The TH50VSF2582/2583AASB has a Hardware Sequence flag which allows the device status to be determined during an auto mode operation. The output data is read out using the same timing as that used when  $\overline{CEF} = \overline{OE} = V_{IL}$  in Read Mode. The RY/ $\overline{BY}$  output can be either High or Low.

The device re-enters Read Mode automatically after an auto mode operation has been completed successfully. The Hardware Sequence flag is read to determine the device status and the result of the operation is verified by comparing the read-out data with the original data.

### DQ7 (DATA polling)

During an Auto-Program or auto-erase operation, the device status can be determined using the data polling function.  $\overline{DATA}$  polling begins on the rising edge of  $\overline{WE}$  in the last bus cycle. In an Auto-Program operation, DQ7 outputs inverted data during the programming operation and outputs actual data after programming has finished. In an auto-erase operation, DQ7 outputs 0 during the Erase operation and outputs 1 when the Erase operation has finished. If an Auto-Program or auto-erase operation fails, DQ7 simply outputs the data.

When the operation has finished, the address latch is reset. Data polling is asynchronous with the  $\overline{\text{OE}}$  signal.

#### DQ6 (Toggle bit 1)

The device status can be determined by the Toggle Bit function during an Auto-Program or auto-erase operation. The Toggle bit begins toggling on the rising edge of  $\overline{WE}$  in the last bus cycle. DQ6 alternately outputs a 0 or a 1 for each  $\overline{OE}$  access while  $\overline{CEF}$  = V<sub>IL</sub> while the device is busy. When the internal operation has been completed, toggling stops and valid memory cell data can be read by subsequent reading. If the operation fails, the DQ6 output toggles.

If an attempt is made to execute an Auto Program operation on a protected block, DQ6 will toggle for around  $3 \mu s$ . It will then stop toggling. If an attempt is made to execute an auto erase operation on a protected block, DQ6 will toggle for around  $100 \mu s$ . It will then stop toggling. After toggling has stopped the device will return to Read Mode.

#### DQ5 (internal time-out)

If the internal timer times out during a Program or Erase operation, DQ5 outputs a 1. This indicates that the operation has not been completed within the allotted time.

Any attempt to program a 1 into a cell containing a 0 will fail (see Auto-Program Mode). In this case DQ5 outputs a 1. Either a hardware reset or a software Reset command is required to return the device to Read Mode.



#### DQ3 (Block Erase timer)

The Block Erase operation starts 50  $\mu$ s (the Erase Hold Time) after the rising edge of  $\overline{WE}$  in the last command cycle. DQ3 outputs a 0 for the duration of the Block Erase Hold Time and a 1 when the Block Erase operation starts. Additional Block Erase commands can only be accepted during the Block Erase Hold Time. Each Block Erase command input within the hold time resets the timer, allowing additional blocks to be marked for erasing. DQ3 outputs a 1 if the Program or Erase operation fails.

#### DQ2 (Toggle bit 2)

DQ2 is used to indicate which blocks have been selected for Auto Block Erase or to indicate whether the device is in Erase Suspend Mode.

If data is read continuously from the selected block during an Auto Block Erase, the DQ2 output will toggle. Now 1 will be output from non-selected blocks; thus, the selected block can be ascertained. If data is read continuously from the block selected for Auto Block Erase while the device is in Erase Suspend Mode, the DQ2 output will toggle. Because the DQ6 output is not toggling, it can be determined that the device is in Erase Suspend Mode. If data is read from the address to which data is being written during Erase Suspend in Programming Mode, DQ2 will output a 1.

### RY/BY (READY /BUSY)

The TH50VSF2582/2583AASB has a  $RY/\overline{BY}$  signal to indicate the device status to the host processor. A 0 (Busy state) indicates that an Auto-Program or auto-erase operation is in progress. A 1 (Ready state) indicates that the operation has finished and that the device can now accept a new command.  $RY/\overline{BY}$  outputs a 0 when an operation has failed.

 $RY/\overline{BY}$  outputs a 0 after the rising edge of  $\overline{WE}$  in the last command cycle.

During an Auto Block Erase operation, commands other than Erase Suspend are ignored.  $RY/\overline{BY}$  outputs a 1 during an Erase Suspend operation. The output buffer for the  $RY/\overline{BY}$  pin is an open-drain type circuit, allowing a wired-OR connection. A pull-up resistor must be inserted between  $V_{CC}$  and the  $RY/\overline{BY}$  pin.



### **DATA PROTECTION**

The TH50VSF2582/2583AASB includes a function which guards against malfunction or data corruption.

### Protection against Program/Erase Caused by Low Supply Voltage

To prevent malfunction at power-on or power-down, the device will not accept commands while V<sub>CCf</sub> is below V<sub>LKO</sub>. In this state, command input is ignored.

If  $V_{CCf}$  drops below  $V_{LKO}$  during an Auto Operation, the device will terminate Auto-Program execution. In this case, Auto operation is not executed again when  $V_{CCf}$  return to recommended  $V_{CCf}$  voltage Therefore, command need to be input to execute Auto operation again.

When VCCf > VLKO, make up countermeasure to be input accurately command in system side please.

#### Protection against Malfunction Caused by Glitches

To prevent malfunction during operation caused by noise from the system, the device will not accept pulses shorter than 3 ns(Typ.) input on  $\overline{WE}$ ,  $\overline{CEF}$  or  $\overline{OE}$ . However, if a glitch exceeding 3 ns(Typ.) occurs and the glitch is input to the device malfunction may occur.

The device uses standard JEDEC commands. It is conceivable that, in extreme cases, system noise may be misinterpreted as part of a command sequence input and that the device will acknowledge it. Then, even if a proper command is input, the device may not operate. To avoid this possibility, clear the Command Register before command input. In an environment prone to system noise, Toshiba recommend input of a software or hardware reset before command input.

#### Protection against Malfunction at Power-on


To prevent damage to data caused by sudden noise at power-on, when power is turned on with  $\overline{WE} = \overline{CEF} = V_{IL}$ , the device does not latch the command on the first rising edge of  $\overline{WE}$  or  $\overline{CEF}$ . Instead, the device automatically Resets the Command Register and enters Read Mode.




# **TIMING DIAGRAMS**



### FLASH READ/ID READ OPERATION




### SRAM READ CYCLE (see Note 1)






# SRAM WRITE CYCLE 1 (WE-CONTROLLED) (see Note 4)




# SRAM WRITE CYCLE 2 (CE1S - CONTROLLED) (see Note 4)






# SRAM WRITE CYCLE 3 (CE2S-CONTROLLED) (see Note 4)



# SRAM WRITE CYCLE 4 (UB- and LB-CONTROLLED) (see Note 4)







### **FLASH COMMAND WRITE OPERATION**

This is the timing of the Command Write Operation. The timing which is described in the following pages is essentially the same as the timing shown on this page.

### • WE Control




#### 






# FLASH ID READ OPERATION (Input command sequence)




#### (Continued)



Note: Word Mode address shown. BK: Bank address




# FLASH AUTO-PROGRAM OPERATION (WE -CONTROLLED)



Note: Word Mode address shown.

PA: Program address PD: Program data

# FLASH AUTO CHIP ERASE / AUTO BLOCK ERASE OPERATION (WE -CONTROLLED)




Note: Word Mode address shown.

BA: Block address for Auto Block Erase operation



### FLASH AUTO-PROGRAM OPERATION (CEF-CONTROLLED)




Note: Word Mode address shown.

PA: Program address

PD: Program data

# FLASH AUTO CHIP ERASE / AUTO BLOCK ERASE OPERATION (CEF -CONTROLLED)




Note: Word Mode address shown.


BA: Block address for Auto Block Erase operation




## FLASH PROGRAM/ERASE SUSPEND OPERATION




### FLASH PROGRAM/ERASE RESUME OPERATION




# FLASH RY/BY DURING AUTO-PROGRAM/ERASE OPERATION



### **FLASH HARDWARE RESET OPERATION**




# FLASH READ AFTER RESET






# FLASH HARDWARE SEQUENCE FLAG (DATA Polling)




# FLASH HARDWARE SEQUENCE FLAG (Toggle bit)





# FLASH BLOCK PROTECT OPERATION




BA: Block address

BA + 1: Address of next block

\*: 01H indicates that block is protected.



### TIMING FOR SWITCHING BETWEEN FLASH AND SRAM MODES



#### Notes:

- (1) WE remains High during a Read cycle.
- (2) If  $\overline{\text{CE1S}}$  goes Low (or CE2S goes High) at the same time as or after  $\overline{\text{WE}}$  goes Low, the outputs will remain High-Impedance.
- (3) If  $\overline{\text{CE1S}}$  goes High (or CE2S goes Low) at the same time as or before  $\overline{\text{WE}}$  goes High, the outputs will remain High-Impedance.
- (4) If  $\overline{\text{OE}}$  is High during a Write cycle, the outputs will remain High-Impedance.
- (5) Since I/O pins may be in Output state at this point, do not attempt to apply input signals to them.
- (6) DOUT6 stops toggling when the last command has been completed.




## SRAM DATA RETENTION CHARACTERISTICS (Ta = -40°~85°C)


SYMBOL	PARAMETER		MIN	TYP.	MAX	UNIT
$V_{DH}$	Data Retention Supply Voltage for SRAM		1.5	_	3.6	V
I <sub>CCS4</sub>	SRAM Standby Current	V <sub>DH</sub> = 3.0 V	_	_	5	- μΑ
		V <sub>DH</sub> = 3.6 V	_	_	7	
t <sub>CDR</sub>	Chip-Deselect-to-Data-Retention-Mode Time		0	_	_	ns
t <sub>r</sub>	Recovery Time		t <sub>RC</sub> <sup>(1)</sup>	_	_	ns

<sup>(1)</sup> Read cycle time

### CE1S-CONTROLLED DATA RETENTION MODE (see Note 1)



# CE2S-CONTROLLED DATA RETENTION MODE (see Note 3)




#### Notes:

- (1) In  $\overline{CE1S}$  -Controlled Data Retention Mode the device enters Minimum Standby Current Mode when  $CE2S \le 0.2 \text{ V}$  or  $CE2S \ge V_{CCs} 0.2 \text{ V}$ .
- (2) When  $\overline{\text{CE1S}}$  is at VIH (2.2 V), the SRAM standby current is the same as ICCS3 during the transition of VCCs from 3.6 V to 2.4 V.
- (3) In CE2S-Controlled Data Retention Mode the device enters Minimum Standby Current Mode when  $CE2S \le 0.2 \text{ V}$ .




# FLOWCHARTS OF FLASH MEMORY OPERATIONS

#### Auto-Program




Auto-Program Command Sequence (address/data)




Note: The above command sequence takes place in Word Mode.




### Fast Program








### Auto Erase







Note: The above command sequence takes place in Word Mode.



### DQ7 DATA Polling



### DQ6 Toggle Bit



VA: Byte address for programming


Any of the addresses within the block being erased during a Block Erase operation

"Don't care" during a Chip Erase operation

Any address not within the current block during an Erase Suspend operation



### **Block Protect**





BPA: Block Address and ID Read Address (A6, A1, A0) ID Read Address = (0, 1, 0)

# **PACKAGE DIMENSIONS**

Unit: mm

P-FBGA69-1209-0.80A3





Copyright Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AIIDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com