54AC16245, 74AC16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS235A - MARCH 1990 - REVISED APRIL 1996

• **Members of the Texas Instruments** 54AC16245 . . . WD PACKAGE 74AC16245 ... DGG OR DL PACKAGE Widebus[™] Family (TOP VIEW) 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers 48 🛛 1 OE 1DIR Flow-Through Architecture Optimizes PCB 47 1 1A1 1B1 🛛 2 Layout 1B2 🛛 3 46 🛛 1A2 GND 🛛 4 45 [] GND Distributed V_{CC} and GND Configuration Minimizes High-Speed Switching Noise 1B3 🛛 5 44 1A3 1B4 🛽 43 🛛 1A4 6 **EPIC** TM (Enhanced-Performance Implanted V_{CC} [] 7 42 Vcc CMOS) 1-µm Process 1B5 🛿 8 41 🕇 1A5 500-mA Typical Latch-Up Immunity at 125°C 40 🛛 1A6 1B6 9 **Package Options Include Plastic Thin** GND [10 39 GND Shrink Small-Outline (DGG) Package, 1B7 11 38 🛛 1A7 300-mil Shrink Small-Outline (DL) Package 37 🛛 1A8 12 1B8 Using 25-mil Center-to-Center Pin Spacings 36 2A1 13 2B1 II and 380-mil Fine-Pitch Ceramic Flat (WD) 2B2 14 35 2A2 Package Using 25-mil Center-to-Center Pin 15 34 🛛 GND GND [Spacings 16 33 2A3 2B3 32 2A4 17 2B4 [description 18 31 V_{CC} Vcc 19 ³⁰ 2A5 The 'AC16245 are 16-bit bus transceivers 2B5 20 29 organized as dual-octal noninverting 3-state 2B6 2A6 21 28 GND

transceivers designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction control (DIR) input. The output-enable input (OE) can be used to disable the devices so that the buses are effectively isolated.

The 74AC16245 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

GND |

2B7

2B8

2DIR

22

23

24

27

25

2A7

20E

²⁶ 2A8

The 54AC16245 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC16245 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE									
	TROL UTS	OPERATION							
OE	DIR								
L	L	B data to A bus							
L	Н	A data to bus							
Н	Х	Isolation							



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all



Copyright © 1996, Texas Instruments Incorporated


SCAS235A - MARCH 1990 - REVISED APRIL 1996

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS235A - MARCH 1990 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)–0.5	
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC})	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V _{CC} or GND	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DGG package	0.85 W
DL package	1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

			54	54AC16245		74AC16245			LINUT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage (see Note 4)		3	5	5.5	3	5	5.5	V	
		$V_{CC} = 3 V$	2.1			2.1				
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V	
		$V_{CC} = 5.5 V$	3.85			3.85				
		V _{CC} = 3 V			0.9			0.9		
VIL	Low-level input voltage	V _{CC} = 4.5 V		1	1.35			1.35	V	
		V _{CC} = 5.5 V		2EI	1.65			1.65		
VI	Input voltage		0	2	VCC	0		VCC	V	
VO	Output voltage		0	5	VCC	0		VCC	V	
		V _{CC} = 3 V	ć	2	-4			-4		
ЮН	High-level output current	V _{CC} = 4.5 V	40		-24			-24	mA	
		V _{CC} = 5.5 V			-24			-24		
		V _{CC} = 3 V			12			12		
IOL	Low-level output current	V _{CC} = 4.5 V			24			24	mA	
		V _{CC} = 5.5 V			24			24		
$\Delta t / \Delta v$	Input transition rise or fall rate		0		10	0		10	ns/V	
TA	Operating free-air temperature		-55		125	-40		85	°C	

NOTES: 3. All unused pins (input and I/O) must be held high or low to prevent them from floating.

4. All V_{CC} and GND pins must be connected to the proper voltage power supply.



SCAS235A - MARCH 1990 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	N	T _A = 25°C			54AC1	6245	74AC16245		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I _{OH} = -50 μA	3 V	2.9			2.9		2.9		
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		V
	1 24 mA	4.5 V	3.94			3.8		3.8		
	$I_{OH} = -24 \text{ mA}$	5.5 V	4.94			4.8		4.8		
	I _{OH} = -75 mA [†]	5.5 V				3.85	EN	3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
		4.5 V			0.1		0.1		0.1	
		5.5 V			0.1	Ç)	0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36	20	0.44		0.44	V
		4.5 V			0.36	S.	0.44		0.44	
	I _{OL} = 24 mA 5.5 V			0.36		0.44		0.44		
	I _{OL} = 75 mA†	5.5 V					1.65		1.65	
lj	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1		±1		±1	μΑ
I _{OZ}	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.5		±5		±5	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80		80	μΑ
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		4.5						- 5
Co	$V_{I} = V_{CC}$ or GND	5 V		16						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter IOZ includes the input leakage current.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C	;	54AC1	16245	74AC1	6245	UNIT
FARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or B	B or A	2.5	7.6	10.4	2.5	11.9	2.5	11.9	ns
^t PHL			3.1	9	12.3	3.1	13.5	3.1	13.5	
^t PZH	ŌĒ	A or B	2.8	8.6	11.8	2.8	13.2	2.8	13.2	ns
^t PZL			3.9	12	16.2	3.9	18	3.9	18	
^t PHZ	ŌĒ	4 D	5.3	8.4	10.4	5.3	11.2	5.3	11.2	-
^t PLZ	UE	A or B	4.4	7.7	9.7	2 4.4	10.3	4.4	10.3	ns

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \ V \pm 0.5 \ V$ (see Figure 1)

PARAMETER	FROM	то	Т	₄ = 25°C	;	54AC1	6245	74AC1	6245	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or B	B or A	2	4.6	6.9	2	7.9	2	7.9	ns
^t PHL			2.5	5.2	7.9	2.5	8.9	2.5	8.9	
^t PZH	ŌĒ	A or B	2.3	4.9	7.5	2.3	8.6	2.3	8.6	ns
^t PZL			3	6.2	9.5	(w)	10.7	3	10.7	
^t PHZ	ŌE	A an D	5	7.2	9.1	05	9.8	5	9.8	20
^t PLZ		A or B	4.2	6.2	8.1	4 .2	8.7	4.2	8.7	ns


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCAS235A - MARCH 1990 - REVISED APRIL 1996

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT	
C _{pd}	Dower dissinction conscitutes not later	Outputs enabled	Cı = 50 pF. f = 1 MHz	43	~ [
	Power dissipation capacitance per latch	Outputs disabled	C _L = 50 pF, f = 1 MHz	8	р⊦



- NOTES: A. CI includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f = 3 ns, t_f = 3 ns.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated