



POSEICO SPA
POwer SEMiconductors Italian COporation

POSEICO SPA
Via N. Lorenzi 8, 16152 Genova - ITALY
Tel. +39 010 6556234 - Fax +39 010 6557519
Sales Office:
Tel. +39 010 6556775 - Fax +39 010 6442510

PHASE CONTROL THYRISTOR

AT866LT

Repetitive voltage up to **3600 V**
Mean on-state current **2375 A**
Surge current **29 kA**

FINAL SPECIFICATION


apr 97 - ISSUE : 01

Symbol	Characteristic	Conditions	T _j [°C]	Value	Unit
BLOCKING					
V _{RRM}	Repetitive peak reverse voltage		125	3600	V
V _{RSM}	Non-repetitive peak reverse voltage		125	3700	V
V _{DRM}	Repetitive peak off-state voltage		125	3600	V
I _{RRM}	Repetitive peak reverse current	V=VRRM	125	250	mA
I _{DRM}	Repetitive peak off-state current	V=VDRM	125	250	mA
CONDUCTING					
I _{T(AV)}	Mean on-state current	180° sin, 50 Hz, Th=55°C, double side cooled		2375	A
I _{T(AV)}	Mean on-state current	180° sin, 50 Hz, Tc=85°C, double side cooled		1935	A
I _{TSM}	Surge on-state current	sine wave, 10 ms	125	29,1	kA
I ² t	I ² t	without reverse voltage		4234 x1E3	A ² s
V _T	On-state voltage	On-state current = 2000 A	25	1,85	V
V _{T(TO)}	Threshold voltage		125	1,2	V
r _T	On-state slope resistance		125	0,325	mohm
SWITCHING					
di/dt	Critical rate of rise of on-state current, min.	From 75% VDRM up to 2400 A, gate 40V 5ohm	125	200	A/μs
dv/dt	Critical rate of rise of off-state voltage, min.	Linear ramp up to 70% of VDRM	125	1000	V/μs
td	Gate controlled delay time, typical	VD=100V, gate source 40V, 10 ohm, tr=.5 μs	25	3	μs
tq	Circuit commutated turn-off time, typical	dV/dt = 20 V/μs linear up to 75% VDRM	125	400	μs
Q _{rr}	Reverse recovery charge	di/dt=-20 A/μs, I= 1570 A			
I _{rr}	Peak reverse recovery current	VR= 50 V			A
I _H	Holding current, typical	VD=5V, gate open circuit	25	300	mA
I _L	Latching current, typical	VD=12V, tp=30μs	25	1000	mA
GATE					
V _{GT}	Gate trigger voltage	VD=12V	25	3,5	V
I _{GT}	Gate trigger current	VD=12V	25	400	mA
V _{GD}	Non-trigger gate voltage, min.	VD=VDRM	125	0,25	V
V _{FGM}	Peak gate voltage (forward)			30	V
I _{FGM}	Peak gate current			10	A
V _{RGM}	Peak gate voltage (reverse)			5	V
P _{GM}	Peak gate power dissipation	Pulse width 100 μs		150	W
P _G	Average gate power dissipation			2	W
MOUNTING					
R _{th(j-h)}	Thermal impedance, DC	Junction to heatsink, double side cooled		9,5	°C/kW
R _{th(c-h)}	Thermal impedance	Case to heatsink, double side cooled		2	°C/kW
T _j	Operating junction temperature			-30 / 125	°C
F	Mounting force			40.0 / 50.0	kN
	Mass			1150	g
ORDERING INFORMATION : AT866LT S 36 standard specification <input type="checkbox"/> VDRM&VRRM/100 <input type="checkbox"/>					


DISSIPATION CHARACTERISTICS

SQUARE WAVE

Th [°C]




PF(AV) [W]




DISSIPATION CHARACTERISTICS

SINE WAVE

Th [°C]



PF(AV) [W]




AT866LT PHASE CONTROL THYRISTOR




FINAL SPECIFICATION apr 97 - ISSUE : 01



ON-STATE CHARACTERISTIC
T_j = 125 °C



SURGE CHARACTERISTIC
T_j = 125 °C



TRANSIENT THERMAL IMPEDANCE
DOUBLE SIDE COOLED



Cathode terminal type DIN 46244 - A 4.8 - 0.8

Gate terminal type AMP 60598 - 1

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2 μm.

In the interest of product improvement POSEICO SpA reserves the right to change any data given in this data sheet at any time without previous notice.

If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by

