September 1998

54ACT283

4-Bit Binary Full Adder with Fast Carry


General Description

The 'ACT283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words $(\mathsf{A}_0-\mathsf{A}_3,\mathsf{B}_0-\mathsf{B}_3)$ and a Carry input $(\mathsf{C}_0).$ It generates the binary Sum outputs $(\mathsf{S}_0-\mathsf{S}_3)$ and the Carry output (C_4) from the most significant bit. The 'ACT283 will operate with either active HIGH or active LOW operands (positive or negative logic).


Features

- Guaranteed 4000V minimum ESD protection
- Outputs source/sink 24 mA
- TTL-compatible inputs
- Available to Mil-Std-883

Logic Symbols




IEEE/IEC




Connection Diagrams

Pin Assignment for DIP and Flatpak



Pin Assignment for LCC



Functional Description

The 'ACT283 adds two 4-bit binary words (A plus B) plus the incoming Carry (C_0). The binary sum appears on the Sum (S_0 – S_3) and outgoing carry (C_4) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$\begin{aligned} 2^0 & (A_0 + B_0 + C_0) + 2^1 (A_1 + B_1) \\ & + 2^2 (A_2 + B_2) + 2^3 (A_3 + B_3) \\ & = S_0 + 2S_1 + 4S_2 + 8S_3 + 16C_4 \\ & \text{Where (+)} = \text{plus} \end{aligned}$$

Interchanging inputs of equal weight does not affect the operation. Thus $C_0,\,A_0,\,B_0$ can be arbitrarily assigned to pins 5, 6 and 7 for DIPS, and 7, 8 and 9 for chip carrier packages. Due to the symmetry of the binary add function, the 'ACT283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See Figure~1. Note that if C_0 is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.

Due to pin limitations, the intermediate carries of the 'ACT283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure 2 shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A_3 , B_3) LOW makes S_3 dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure 3 shows a way of dividing the 'ACT283 into a 2-bit and a 1-bit adder. The third stage adder (A_2 , B_2 , S_2) is used merely as a means of getting a carry (C_{10}) signal into the fourth stage (via A_2 and B_2) and bringing out the carry from the second stage on S_2 .

© 1998 National Semiconductor Corporation

DS100977

Functional Description (Continued)

Note that as long as A_2 and B_2 are the same, whether HIGH or LOW, they do not influence S_2 . Similarly, when A_2 and B_2 are the same the carry into the third stage does not influence the carry out of the third stage. Figure 4 shows a method of implementing a 5-input encoder, where the inputs are

equally weighted. The outputs S_0 , S_1 and S_2 present a binary number equal to the number of inputs I_1-I_5 that are true. Figure 5 shows one method of implementing a 5-input majority gate. When three or more of the inputs I_1-I_5 are true, the output M_5 is true.

	Co	Ao	A ₁	A ₂	A ₃	Bo	B ₁	B ₂	Вз	So	S ₁	S ₂	S ₃	C ₄
Logic Levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

FIGURE 1. Active HIGH versus Active LOW Interpretation




FIGURE 2. 3-Bit Adder




FIGURE 3. 2-Bit and 1-Bit Adders




FIGURE 4. 5-Input Encoder





FIGURE 5. 5-Input Majority Gate



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +175°C

 $V_{\rm CC}$ Pin Potential to

Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2)

-30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output $-0.5 \text{V to V}_{\text{CC}}$

3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) $\qquad \qquad \text{twice the rated I}_{\text{OL}} \ (\text{mA})$

Recommended Operating Conditions

Free Air Ambient Temperature

Military –55°C to +125°C

Supply Voltage

Military +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics for 'ACT Family Devices


Symbol	Parameter	V _{cc}	T _A = -55°C to +125°C	Units	Conditions
		(V)	Guaranteed Limits		
V _{IH}	Minimum High Level	4.5	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	2.0		or V _{CC} – 0.1V
V _{IL}	Maximum Low Level	4.5	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	0.8		or V _{CC} – 0.1V
V _{OH}	Minimum High Level	4.5	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.4		
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	3.7	V	$I_{OH} = -24 \text{ mA}$
		5.5	4.7		I _{OH} = -24 mA (Note 3)
V _{OL}	Maximum Low Level	4.5	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.1		
					V _{IN} = V _{IL} or V _{IH}
		4.5	0.5	V	I _{OL} = 24 mA
		5.5	0.5		I _{OL} = 24 mA (Note 3)
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_I = V_{CC}$, GND
	Leakage Current				
I _{CCT}	Maximum	5.5	1.6	mA	$V_I = V_{CC} - 2.1V$
	I _{CC} /Input				
I _{OLD}	Minimum Dynamic Output Current	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	(Note 4)	5.5	-50	mA	V _{OHD} = 3.85V Min
I _{cc}	Maximum Quiescent	5.5	160.0	μA	V _{IN} = V _{CC}
	Supply Current				or GND

Note 3: All outputs loaded; thresholds on input associated with output under test.


Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Units	_C = Mil 50 pF		Parameter	Symbol
	Max	Min		
ns	14.0	2.5	Propagation Delay	t _{PLH}
	14.0	2.5	C _o to S _n	t _{PHL}
ns	17.0	2.0	Propagation Delay	t _{PLH}
	17.0	2.0	A _n or B _n to S _n	t _{PHL}
ns	10.0	2.5	Propagation Delay	t _{PLH}
	11.0	2.5	C _o to C ₄	t _{PHL}
	10.0	2.5	Propagation Delay	t _{PLH}





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86

Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 1 80-532 85 85

English Tel: +49 (0) 1 80-532 78 32

Français Tel: +49 (0) 1 80-532 93 58

Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.