

## SPDT SWITCH GaAs MMIC


### ■ GENERAL DESCRIPTION

The NJG1647HD3 is a GaAs SPDT switch IC suited for the application of GSM, CDMA and UMTS handsets.

The NJG1647HD3 features low distortion, high power handling and low insertion loss. The NJG1647HD3 can operate a single bit control signal from +1.3V. In the case of handling small signal such as receiving time, using low current consumption reduces operating current.

The ultra-small & ultra-thin USB6-D3 package is adopted.

### ■ PACKAGE OUTLINE




NJG1647HD3

### ■ FEATURES

- Low control voltage 1.3V min.
- Low operation voltage 2.5~+3.6V
- Low distortion IIP3=+70dBm typ. @ P<sub>IN</sub>=24dBm, 2 tone, V<sub>DD</sub>=2.7V  
2nd harmonics=-70dBc max. @ P<sub>IN</sub>=35dBm, f=0.9GHz, V<sub>DD</sub>=2.7V  
3rd harmonics=-70dBc max. @ P<sub>IN</sub>=35dBm, f=0.9GHz, V<sub>DD</sub>=2.7V
- Low insertion loss 0.25dB typ. @f=0.9GHz, P<sub>IN</sub>=35dBm, V<sub>DD</sub>=2.7V  
0.30dB typ. @f=1.9GHz, P<sub>IN</sub>=33dBm, V<sub>DD</sub>=2.7V
- Ultra-small & ultra-thin package USB6-D3 (Package size: 2.0x1.8x0.8mm)

### ■ PIN CONFIGURATION



### ■ TRUTH TABLE

"H" = V<sub>CTL(H)</sub>, "L" = V<sub>CTL(L)</sub>

CTL1	CTL2	Path	Operation Mode
H	H	P1-PC	Normal mode
	L		Low IDD mode
L	H	P2-PC	Normal mode
	L		Low IDD mode

CAUTION: Supplying "L" voltage, this device is operated the low current consumption mode.

NOTE: Please note that any information on this datasheet will be subject to change.

## ■ ABSOLUTE MAXIMUM RATINGS

( $T_a=+25^{\circ}\text{C}$ ,  $Z_s=Z_i=50\Omega$ )

PARAMETER	SYMBOL	CONDITIONS	RATINGS	UNITS
RF Input Power	$P_{IN}$	$V_{DD}=2.7\text{V}$ , $CTL2=V_{CTL(H)}$	36	dBm
		$V_{DD}=2.7\text{V}$ , $CTL2=V_{CTL(L)}$	32	
Supply Voltage	$V_{DD}$	VDD terminal	5.0	V
Control Voltage	$V_{CTL}$	CTL1, CTL2 terminal	5.0	V
Power Dissipation	$P_D$	on PCB board	270	mW
Operating Temp.	$T_{opr}$		-40~+85	$^{\circ}\text{C}$
Storage Temp.	$T_{stg}$		-55~+150	$^{\circ}\text{C}$

## ■ ELECTRICAL CHARACTERISTICS 1 (DC)

(General conditions:  $T_a=+25^{\circ}\text{C}$ ,  $Z_s=Z_i=50\Omega$ ,  $V_{DD}=2.7\text{V}$ ,  $V_{CTL(L)}=0\text{V}$ ,  $V_{CTL(H)}=1.8\text{V}$ , with application circuit)

PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	$V_{DD}$		2.5	2.7	3.6	V
Operating Current1	$I_{DD1}$	No RF input, $CTL2=V_{CTL(H)}$	-	300	500	$\mu\text{A}$
Operating Current2	$I_{DD2}$	No RF input, $CTL2=V_{CTL(L)}$	-	15	50	$\mu\text{A}$
Control Voltage (LOW)	$V_{CTL(L)}$	CTL1, CTL2 Terminal	0	-	0.4	V
Control Voltage (HIGH)	$V_{CTL(H)}$	CTL1, CTL2 Terminal	1.3	-	5.0	V
Control Current	$I_{CTL}$		-	5	10	$\mu\text{A}$
Mode Switching time 1	$T_{MS1}$	$CTL2=V_{CTL(L)}$ to $V_{CTL(H)}$	-	-	100	$\mu\text{s}$
Mode Switching time 2	$T_{MS2}$	$CTL2=V_{CTL(H)}$ to $V_{CTL(L)}$	-	-	200	$\mu\text{s}$

## ■ ELECTRICAL CHARACTERISTICS 2 (RF: Normal mode)

(General conditions:  $T_a=+25^{\circ}\text{C}$ ,  $V_{DD}=2.7\text{V}$ ,  $V_{CTL(L)}=0\text{V}$ ,  $V_{CTL(H)}=1.8\text{V}$ ,  $CTL2=1.8\text{V}$ ,  $Z_S=Z_I=50\Omega$ , with application circuit)

PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Insertion Loss 1	LOSS1	f=0.9GHz, $P_{IN}=35\text{dBm}$	-	0.25	0.45	dB
Insertion Loss 2	LOSS2	f=1.9GHz, $P_{IN}=33\text{dBm}$	-	0.30	0.50	dB
Isolation 1	ISL1	f=0.9GHz, $P_{IN}=35\text{dBm}$	22	25	-	dB
Isolation 2	ISL2	f=1.9GHz, $P_{IN}=33\text{dBm}$	17	20	-	dB
Input power at 0.2dB Compression Point1	$P_{-0.2\text{dB}}(1)$	f=1.9GHz	34	-	-	dBm
2 <sup>nd</sup> harmonics1	$2f_0(1)$	f=0.9GHz, $P_{IN}=35\text{dBm}$	-	-75	-70	dBc
2 <sup>nd</sup> harmonics2	$2f_0(2)$	f=1.9GHz, $P_{IN}=33\text{dBm}$	-	-75	-70	dBc
3 <sup>rd</sup> harmonics1	$3f_0(1)$	f=0.9GHz, $P_{IN}=35\text{dBm}$	-	-75	-70	dBc
3 <sup>rd</sup> harmonics2	$3f_0(2)$	f=1.9GHz, $P_{IN}=33\text{dBm}$	-	-75	-70	dBc
Input 3 <sup>rd</sup> order intercept point1	IIP3(1)	f=829+849MHz, $P_{IN}=24\text{dBm}$ each tone *1	+65	+70	-	dBm
Input 3 <sup>rd</sup> order intercept point2	IIP3(2)	f=1870+1910MHz, $P_{IN}=24\text{dBm}$ each tone *1	+65	+70	-	dBm
VSWR	VSWR	on-state ports, f=1.9GHz	-	1.2	1.4	
Switching time	$T_{SW}$		-	1	5	$\mu\text{s}$

\*1: IIP is defined by the following equation:  $IIP3=(3 \times P_{out-IM3})/2+LOSS$

## ■ ELECTRICAL CHARACTERISTICS 2 (RF: Low IDD mode)





(General conditions:  $T_a=+25^{\circ}\text{C}$ ,  $V_{DD}=2.7\text{V}$ ,  $V_{CTL(L)}=0\text{V}$ ,  $V_{CTL(H)}=1.8\text{V}$ ,  $CTL2=0\text{V}$ ,  $Z_S=Z_I=50\Omega$ , with application circuit)

PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Insertion Loss 3	LOSS3	f=0.9GHz, $P_{IN}=0\text{dBm}$	-	0.30	0.50	dB
Insertion Loss 4	LOSS4	f=1.9GHz, $P_{IN}=0\text{dBm}$	-	0.35	0.55	dB
Isolation 3	ISL3	f=0.9GHz, $P_{IN}=0\text{dBm}$	20	23	-	dB
Isolation 4	ISL4	f=1.9GHz, $P_{IN}=0\text{dBm}$	15	18	-	dB
Input power at 0.2dB Compression Point 2	$P_{-0.2\text{dB}}(2)$	f=1.9GHz	25	30	-	dBm
VSWR	VSWR	on-state ports, f=1.9GHz	-	1.2	1.4	
Switching time	$T_{SW}$		-	3	5	$\mu\text{s}$







## ■ TERMINAL INFORMATION

No.	SYMBOL	DESCRIPTION
1	PC	Common RF port. This PC port is connected to P1 or P2 by logical control voltage of CTL1. In order to block DC bias voltage of internal circuit, an external capacitor is required.
2	CTL2	Control port 2. This terminal is set to +1.3~5.0V of logical high level as usual, and set to +0.0~0.4V of logical low level for the low current consumption mode.
3	VDD	Supply voltage terminal (+2.5~3.6V). Please place an inductor close to this terminal, and a bypass capacitor between VDD and GND for avoiding RF characteristic degradation.
4	CTL1	Control port 1. This terminal is set to +1.3~5.0V of logical high level for ON state between PC and P1 ports, and set to +0.0~0.4V of logical low level for ON state between PC and P2 RF ports.
5	P1	This port is connected with PC port by control voltage of +1.3~5.0V( $V_{CTL(H)}$ ) to 4th pin. An external capacitor is required to block the DC bias voltage of internal circuit.
6	P2	This port is connected to PC port by control voltage of +0.0~0.4V( $V_{CTL(L)}$ ) to 4th pin. An external capacitor is required to block the DC bias voltage of internal circuit.
GND	GND	Ground terminal. Please connect this terminal with ground plane as close as possible for good RF performance.

■ ELECTRICAL CHARACTERISTICS (With Application circuit, Loss of external circuit are excluded)







**■ ELECTRICAL CHARACTERISTICS: Normal Mode**  
 (With Application circuit, Loss of external circuit are excluded)







## ■ ELECTRICAL CHARACTERISTICS : Normal Mode

(With Application circuit, Loss of external circuit are excluded)




**■ ELECTRICAL CHARACTERISTICS : Low IDD mode**  
 (With Application circuit, Loss of external circuit are excluded)






■ ELECTRICAL CHARACTERISTICS (With Application circuit, Loss of external circuit are excluded)


### Switching Time



### Switching Time




### Mode switching time




■ ELECTRICAL CHARACTERISTICS (With Application circuit, Loss of external circuit are excluded)


**DC Current vs Ambient Temperature**




**Switching Time vs Ambient Temperature**




**Loss, ISL vs Ambient Temperature**




**Loss, ISL vs Ambient Temperature**









**Loss, ISL vs Ambient Temperature**




**Loss, ISL vs Ambient Temperature**



■ ELECTRICAL CHARACTERISTICS (With Application circuit, Loss of external circuit are excluded)




## APPLICATION CIRCUIT



## PARTS LIST

No.	Parameters	Note
C1~C3	56pF	Murata MFG (GRM15)
C4	1000pF	
L1	82nH	TDK (MLG0603)

## TEST PCB LAYOUT



PCB SIZE=19.4x15.0mm  
 PCB: FR-4, t=0.2mm  
 CAPACITOR: size 1005  
 INDUCTOR: size 0603  
 Strip Line Width=0.4mm( $Z_0=50\Omega$ )

### Losses of PCB




(Connector and DC blocking Capacitor losses are included)

Frequency (GHz)	Loss (dB)	
	PC-P1	PC-P2
0.9	0.23	0.21
1.9	0.33	0.30

## PRECAUTIONS

- [1] The DC blocking capacitors have to be placed at RF terminal of PC, P1 and P2.
- [2] To control the influence on the RF performance, the terminal of VDD should be connected with ground through the inductor L1 and the bypass capacitor C4.
- [3] For good RF performance, the ground terminals must be placed possibly close to ground plane of substrate, and through holes for GND should be placed near by the pin connection.

## PACKAGE OUTLINE (USB6-D3)



TERMINAL TREAT	:Au
PCB	:FR5
Molding material	: Epoxy resin
UNIT	:mm
WEIGHT	:13 mg

Ground connection is required.

### Cautions on using this product

- This product contains Gallium-Arsenide (GaAs) which is a harmful material.
- Do NOT eat or put into mouth.
  - Do NOT dispose in fire or break up this product.
  - Do NOT chemically make gas or powder with this product.
  - To waste this product, please obey the relating law of your country.

### [CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

This product may be damaged with electric static discharge (ESD) or spike voltage. Please handle with care to avoid these damages.