## Features

- 1024 channel x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch at 4.096, 8.192 and 16.384 Mbps or using a combination of ports running at $2.048,4.096,8.192$ and 16.384 Mbps
- 16 serial TDM input, 16 serial TDM output streams
- Integrated Digital Phase-Locked Loop (DPLL) exceeds Telcordia GR-1244-CORE Stratum 4E specifications
- Output clocks have less than 1 ns of jitter (except for the 1.544 MHz output)
- DPLL provides holdover, freerun and jitter attenuation features with four independent reference source inputs
- Exceptional input clock cycle to cycle variation tolerance ( 20 ns for all rates)


Figure 1 - ZL50015 Functional Block Diagram

Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08

- Per-stream input bit delay with flexible sampling point selection
- Per-stream output bit and fractional bit advancement
- Per-channel ITU-T G. 711 PCM A-Law/ $\mu$-Law Translation
- Four frame pulse and six reference clock outputs
- Three programmable delayed frame pulse outputs
- Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz
- Input frame pulses: 61 ns, 122 ns, 244 ns
- Per-channel constant or variable throughput delay for frame integrity and low latency applications
- Per Stream (16) Bit Error Rate Test circuits complying to ITU-O. 151
- Per-channel high impedance output control
- Per-channel message mode
- Control interface compatible with Intel and Motorola 16-bit non-multiplexed buses
- Connection memory block programming
- Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE-1149.1 (JTAG) test port
- $3.3 \mathrm{~V} \mathrm{I/O} \mathrm{with} 5 \mathrm{~V}$ tolerant inputs; 1.8 V core voltage


## Applications

- PBX and IP-PBX
- Small and medium digital switching platforms
- Remote access servers and concentrators
- Wireless base stations and controllers
- Multi service access platforms
- Digital Loop Carriers
- Computer Telephony Integration


## Description

The ZL50015 is a maximum $1,024 \times 1,024$ channel non-blocking digital Time Division Multiplex (TDM) switch. It has sixteen input streams (STiO-15) and sixteen output streams (STioO-15). The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. Each of the input and output streams can be independently programmed to operate at any of the following data rates: $2.048 \mathrm{Mbps}, 4.096 \mathrm{Mbps}, 8.192 \mathrm{Mbps}$ or 16.384 Mbps. The ZL50015 provides up to eight high impedance control outputs (STOHZO - 7) to support the use of external tristate drivers for the first eight output streams (STio - 15). The output streams can be configured to operate in bi-directional mode, in which case STi0-15 will be ignored.

The device contains two types of internal memory - data memory and connection memory. There are four modes of operation - Connection Mode, Message Mode, BER mode and high impedance mode. In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (the actual data to be output is stored in the data memory). In Message Mode, the connection memory is used for the storage of microprocessor data. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. In BER mode the output channel data is replaced with a pseudorandom bit sequence (PRBS) from one of 16 PRBS generators that generates a $2^{15}-1$ pattern. On the input side channels can be routed to one of 16 bit error detectors. In high impedance mode the selected output channel can be put into a high impedance state.

When the device is operating as a timing master, the internal digital PLL is in use. In this mode, an external 20.000 MHz crystal is required for the on-chip crystal oscillator. The DPLL is phase-locked to one of four input reference signals (which can be $8 \mathrm{kHz}, 1.544 \mathrm{MHz}, 2.048 \mathrm{MHz}, 4.096 \mathrm{MHz}, 8.192 \mathrm{MHz}, 16.384 \mathrm{MHz}$ or 19.44 MHz provided on REFO - 3). The on-chip DPLL operates in normal, holdover or freerun mode and offers jitter attenuation. The jitter attenuation function exceeds the Stratum 4E specification.

The configurable non-multiplexed microprocessor port allows users to program various device operating modes and switching configurations. Users can employ the microprocessor port to perform register read/write, connection memory read/write and data memory read operations. The port is configurable to interface with either Motorola or Intel-type microprocessors.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

## Table of Contents

Features ..... 1
Applications ..... 2
Description ..... 3
Changes Summary ..... 10
1.0 Pinout Diagrams ..... 11
1.1 BGA Pinout ..... 11
1.2 QFP Pinout ..... 12
2.0 Pin Description ..... 13
3.0 Device Overview ..... 20
4.0 Data Rates and Timing ..... 21
4.1 External High Impedance Control, STOHZO - 7 ..... 21
4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing ..... 22
5.0 ST-BUS and GCI-Bus Timing ..... 24
6.0 Output Timing Generation ..... 24
7.0 Data Input Delay and Data Output Advancement ..... 29
7.1 Input Bit Delay Programming ..... 29
7.2 Input Bit Sampling Point Programming ..... 30
7.3 Output Advancement Programming ..... 31
7.4 Fractional Output Bit Advancement Programming ..... 32
7.5 External High Impedance Control Advancement. ..... 33
8.0 Data Delay Through the Switching Paths ..... 33
8.1 Variable Delay Mode ..... 33
8.2 Constant Delay Mode ..... 34
9.0 Connection Memory Description ..... 35
10.0 Connection Memory Block Programming ..... 36
10.1 Memory Block Programming Procedure ..... 36
11.0 Device Operation in Master Mode and Slave Modes ..... 36
11.1 Master Mode Operation ..... 37
11.2 Divided Slave Mode Operation ..... 38
11.3 Multiplied Slave Mode Operation ..... 38
12.0 Overall Operation of the DPLL ..... 38
12.1 DPLL Timing Modes ..... 38
12.1.1 Normal Mode ..... 38
12.1.2 Holdover Mode ..... 38
12.1.3 Automatic Mode ..... 38
12.1.3.1 Automatic Reference Switching Without Preferences ..... 39
12.1.3.2 Automatic Reference Switching With Preferences ..... 40
12.1.4 Freerun Mode. ..... 42
12.1.5 DPLL Internal Reset Mode ..... 42
13.0 DPLL Frequency Behaviour ..... 42
13.1 Input Frequencies ..... 42
13.2 Input Frequencies Selection ..... 42
13.3 Output Frequencies ..... 43
13.4 Pull-In/Hold-In Range (also called Locking Range) ..... 43
14.0 Jitter Performance ..... 43
14.1 Input Clock Cycle to Cycle Timing Variation Tolerance. ..... 43
14.2 Input Jitter Acceptance ..... 43
14.3 Jitter Transfer Function ..... 43
15.0 DPLL Specific Functions and Requirements ..... 44
15.1 Lock Detector ..... 44

## Table of Contents

15.2 Maximum Time Interval Error (MTIE) ..... 44
15.3 Phase Alignment Speed (Phase Slope) ..... 44
15.4 Reference Monitoring ..... 44
15.5 Single Period Reference Monitoring ..... 45
15.6 Multiple Period Reference Monitoring ..... 45
16.0 Microprocessor Port ..... 46
17.0 Device Reset and Initialization ..... 46
17.1 Power-up Sequence ..... 46
17.2 Device Initialization on Reset ..... 46
17.3 Software Reset ..... 47
18.0 Pseudo random Bit Generation and Error Detection ..... 47
19.0 PCM A-law/ $\mu$-law Translation ..... 48
20.0 Quadrant Frame Programming ..... 49
21.0 JTAG Port ..... 49
21.1 Test Access Port (TAP) ..... 49
21.2 Instruction Register ..... 50
21.3 Test Data Registers ..... 50
21.4 BSDL ..... 50
22.0 Register Address Mapping ..... 51
23.0 Detailed Register Description ..... 53
24.0 Memory ..... 86
24.1 Memory Address Mappings ..... 86
24.2 Connection Memory Low (CM_L) Bit Assignment. ..... 87
24.3 Connection Memory High (CM_H) Bit Assignment ..... 88
25.0 Applications ..... 90
25.1 OSCi Master Clock Requirement ..... 90
25.1.1 External Crystal Oscillator ..... 90
25.1.2 External Clock Oscillator ..... 91
26.0 DC Parameters ..... 92
27.0 AC Parameters ..... 93

## List of Figures

Figure 1 - ZL50015 Functional Block Diagram ..... 1
Figure 2 - ZL50015 256-Ball $17 \mathrm{~mm} \times 17 \mathrm{~mm}$ PBGA (as viewed through top of package) ..... 11
Figure 3 - ZL50015 256-Lead $28 \mathrm{~mm} \times 28 \mathrm{~mm}$ LQFP (top view). ..... 12
Figure 4 - Input Timing when CKIN1-0 bits $=$ " 10 " in the CR ..... 23
Figure 5 - Input Timing when CKIN1-0 bits $=$ " 01 " in the CR ..... 23
Figure 6 - Input Timing when CKIN1-0 = "00" in the CR ..... 24
Figure 7 - Output Timing for CKo0 and FPo0 ..... 26
Figure 8 - Output Timing for CKo1 and FPo1 ..... 26
Figure 9 - Output Timing for CKo2 and FPo2 ..... 27
Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11" ..... 27
Figure 11 - Output Timing for CKo4 ..... 28
Figure 12 - Output Timing for CKo5 and FPo5 (FPo_OFF2) ..... 28
Figure 13 - Input Bit Delay Timing Diagram (ST-BUS). ..... 29
Figure 14 - Input Bit Sampling Point Programming ..... 30
Figure 15 - Input Bit Delay and Factional Sampling Point ..... 31
Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS) ..... 32
Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS) ..... 32
Figure 18 - Channel Switching External High Impedance Control Timing ..... 33
Figure 19 - Data Throughput Delay for Variable Delay ..... 34
Figure 20 - Data Throughput Delay for Constant Delay ..... 35
Figure 21 - No Preferred Reference (Round Robin) with Ref 0-3 available ..... 39
Figure 22 - Automatic Reference Switching State Diagrams with Preferred Reference ..... 41
Figure 23-Crystal Oscillator Circuit ..... 90
Figure 24 - Clock Oscillator Circuit. ..... 91
Figure 25 - Timing Parameter Measurement Voltage Levels ..... 93
Figure 26 - Motorola Non-Multiplexed Bus Timing - Read Access ..... 94
Figure 27 - Motorola Non-Multiplexed Bus Timing - Write Access ..... 95
Figure 28 - Intel Non-Multiplexed Bus Timing - Read Access ..... 96
Figure 29 - Intel Non-Multiplexed Bus Timing - Write Access ..... 97
Figure 30-JTAG Test Port Timing Diagram ..... 98
Figure 31 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS). ..... 100
Figure 32 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus) ..... 100
Figure 33 - ST-BUS Input Timing Diagram when Operated at $2 \mathrm{Mbps}, 4 \mathrm{Mbps}, 8 \mathrm{Mbps}$. ..... 101
Figure 34 - ST-BUS Input Timing Diagram when Operated at 16 Mbps ..... 102
Figure 35-GCI-Bus Input Timing Diagram when Operated at $2 \mathrm{Mbps}, 4 \mathrm{Mbps}$, 8 Mbps ..... 102
Figure 36-GCI-Bus Input Timing Diagram when Operated at 16 Mbps ..... 103
Figure 37 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps ..... 104
Figure 38-GCl-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps ..... 105
Figure 39 - Serial Output and External Control ..... 106
Figure 40 - Output Drive Enable (ODE) ..... 106
Figure 41 - Input and Output Frame Boundary Offset ..... 107
Figure 42 - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram ..... 108
Figure 43 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram ..... 109
Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram ..... 110
Figure 45 - FPo3 and CKo3 (32.768 MHz) Timing Diagram ..... 111
Figure 46 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz) ..... 112
Figure 47 - CKo5 Timing Diagram (19.44 MHz) ..... 112
Figure 48-REF0-3 Reference Input/Output Timing ..... 114

## List of Figures

Figure 49 - Output Timing (ST-BUS Format) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116

## List of Tables

Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes ..... 22
Table 2 - CKi and FPi Configurations for Multiplied Slave Mode ..... 22
Table 3 - Output Timing Generation ..... 25
Table 4 - Delay for Variable Delay Mode ..... 34
Table 5 - Connection Memory Low After Block Programming ..... 36
Table 6 - Connection Memory High After Block Programming ..... 36
Table 7 - ZL50015 Operating Modes ..... 37
Table 8 - Preferred Reference Selection Options ..... 40
Table 9 - DPLL Input Reference Frequencies ..... 42
Table 10 - Generated Output Frequencies ..... 43
Table 11 - Values for Single Period Limits ..... 45
Table 12 - Multi-Period Hysteresis Limits ..... 45
Table 13 - Input and Output Voice and Data Coding ..... 48
Table 14 - Definition of the Four Quadrant Frames ..... 49
Table 15 - Quadrant Frame Bit Replacement ..... 49
Table 16 - Address Map for Registers (A13 = 0) ..... 51
Table 17 - Control Register (CR) Bits ..... 53
Table 18 - Internal Mode Selection Register (IMS) Bits ..... 56
Table 19 - Software Reset Register (SRR) Bits ..... 57
Table 20 - Output Clock and Frame Pulse Control Register (OCFCR) Bits ..... 58
Table 21 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits ..... 59
Table 22 - FPo_OFF[n] Register (FPo_OFF[n]) Bits ..... 61
Table 23 - Internal Flag Register (IFR) Bits - Read Only ..... 62
Table 24 - BER Error Flag Register 0 (BERFR0) Bits - Read Only ..... 62
Table 25 - BER Receiver Lock Register 0 (BERLRO) Bits - Read Only ..... 63
Table 26 - DPLL Control Register (DPLLCR) Bits ..... 63
Table 27 - Reference Frequency Register (RFR) Bits ..... 64
Table 28 - Centre Frequency Register - Lower 16 Bits (CFRL) ..... 66
Table 29 - Centre Frequency Register - Upper 10 Bits (CFRU). ..... 66
Table 30 - Frequency Offset Register (FOR) Bits - Read Only ..... 67
Table 31 - Lock Detector Threshold Register (LDTR) Bits ..... 68
Table 32 - Lock Detector Interval Register (LDIR) Bits ..... 68
Table 33 - Slew Rate Limit Register (SRLR) Bits ..... 69
Table 34 - Reference Change Control Register (RCCR) Bits ..... 69
Table 35 - Reference Change Status Register (RCSR) Bits - Read Only ..... 71
Table 36 - Interrupt Register (IR) Bits - Read Only ..... 72
Table 37 - Interrupt Mask Register (IMR) Bits ..... 73
Table 38 - Interrupt Clear Register (ICR) Bits ..... 73
Table 39 - Reference Failure Status Register (RSR) Bits - Read Only ..... 74
Table 40 - Reference Mask Register (RMR) Bits ..... 75
Table 41 - Reference Frequency Status Register (RFSR) Bits - Read only ..... 77
Table 42 - Output Jitter Control Register (OJCR) Bits ..... 79
Table 43 - Stream Input Control Register 0-15 (SICR0-15) Bits. ..... 79
Table 44 - Stream Input Quadrant Frame Register 0-15 (SIQFR0-15) Bits ..... 81
Table 45-Stream Output Control Register 0-15 (SOCR0-15) Bits ..... 83
Table 46 - BER Receiver Start Register [n] (BRSR[n]) Bits ..... 84
Table 47 - BER Receiver Length Register [ $n$ ] (BRLR[n]) Bits ..... 84
Table 48 - BER Receiver Control Register [n] (BRCR[n]) Bits ..... 85

## List of Tables

Table 49 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only ..... 85
Table 50 - Address Map for Memory Locations (A13 = 1) ..... 86
Table 51 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0 ..... 87
Table 52 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1 ..... 88
Table 53 - Connection Memory High (CM_H) Bit Assignment ..... 89

## Changes Summary

The following table captures the changes from the October 2004 issue.

| Page | Item | Change |
| :--- | :--- | :--- |
| $38,70,72$ | Section 12.1, "DPLL Timing Modes" on <br> page 38 <br> RCCR Register bits "FDM1 - 0" on page 70 <br> RCCR Register bits "DPM1 - 0" on page 72 | -The on-chip DPLL's normal, holdover, automatic, <br> and freerun modes are now collectively referred <br> to as DPLL timing modes instead of operation <br> modes. This change is to avoid confusion with <br> the two main device operating modes; the <br> master and slave modes. <br> 3912.1.3.1, "Automatic Reference Switching <br> Without Preferences" and 12.1.3.2, <br> "Automatic Reference Switching With <br> Preferences" |
| - Section 12.1.3.1 and Section 12.1.3.2 added to <br> clarify the DPLL's automatic reference switching <br> with and without preference operations in <br> Automatic Timing Mode. |  |  |
| 68 | Table 31, Lock Detector Threshold <br> Register (LDTR) Bits | - Clarified threshold calculations. <br> Register (RCCR) Bits |
| 70 | - Reference Change Control <br> Added description to clarify that only two <br> coutomatic timing mode with a preferred <br> reference. |  |

### 1.0 Pinout Diagrams

### 1.1 BGA Pinout



Note: A1 corner identified by metallized marking.
Note: Pinout is shown as viewed through top of package.
Figure 2-ZL50015 256-Ball $17 \mathrm{~mm} \times 17 \mathrm{~mm}$ PBGA (as viewed through top of package)

### 1.2 QFP Pinout



Figure 3 - ZL50015 256-Lead $28 \mathrm{~mm} \times 28 \mathrm{~mm}$ LQFP (top view)

### 2.0 Pin Description

| PBGA Pin <br> Number | LQFP Pin <br> Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { E6, E11, F6, } \\ \text { F7, F10, } \\ \text { F11, L6, L7, } \\ \text { L10, L11, } \\ \text { M6, M7, } \\ \text { M10, M11 } \end{gathered}$ | $\begin{gathered} 19,33, \\ 45,83, \\ 95,109, \\ 146,173, \\ 213,233 \end{gathered}$ | $\mathrm{V}_{\text {DD_CORE }}$ | Power Supply for the core logic: +1.8 V |
| $\begin{gathered} \mathrm{H} 4, \mathrm{~K} 5, \mathrm{~B} 9, \\ \mathrm{~L} 2 \end{gathered}$ | $\begin{gathered} \hline 217,231 \\ 157,224 \end{gathered}$ | $\mathrm{V}_{\text {DD_COREA }}$ | Power Supply for analog circuitry: +1.8 V |
| $\begin{gathered} \text { D3, D14, E4, } \\ \text { E13, F5, } \\ \text { F12, G6, } \\ \text { G11, K6, } \\ \text { K11, L5, } \\ \text { L12, N3, } \\ \text { N14 } \end{gathered}$ | $\begin{gathered} \hline 5,15,29, \\ 49,57, \\ 69,79, \\ 101,113, \\ 121,133, \\ 143,160, \\ 169,177, \\ 186,195, \\ 207,241, \\ 249 \end{gathered}$ | $\mathrm{V}_{\mathrm{DD} \text { _ }} \mathrm{O}$ | Power Supply for I/O: +3.3 V |
| J2, J3 | 220, 226 | $\mathrm{V}_{\text {DD_IOA }}$ | Power Supply for the CKo5 and CKo3 outputs: +3.3 V |
| A1, A16, C3, C9, C14, D10, E5, E12, F8, F9, G7, G8, G9, G10, H2, H3, H6, H7, H8, H9, H10, J4, J5, J7, J8, J9, J10, K2, K4, K7, K8, K9, K10, L8, L9, M5, M12, P3, P14, T1, T16 | $\begin{gathered} \hline 8,17,21, \\ 31,35, \\ 47,50, \\ 60,71, \\ 81,85, \\ 97,103, \\ 111,114, \\ 123,142, \\ 145,147, \\ 156,158, \\ 162,171, \\ 175,178, \\ 188,199, \\ 209,214, \\ 216,218, \\ 222,223, \\ 228,230, \\ 232,235, \\ 242,251 \end{gathered}$ | $\mathrm{V}_{\mathrm{SS}}$ | Ground |


| PBGA Pin <br> Number | LQFP Pin <br> Number | Pin Name | Description |
| :---: | :---: | :---: | :--- |
| K3 | 234 | TMS | Test Mode Select (5 V-Tolerant Input with Internal Pull-up) <br> JTAG signal that controls the state transitions of the TAP controller. <br> This pin is pulled high by an internal pull-up resistor when it is not <br> driven. |
| L4 | 238 | TCK | Test Clock (5 V-Tolerant Schmitt-Triggered Input with Internal <br> Pull-up) <br> Provides the clock to the JTAG test logic. |
| L3 | 239 | TRST | Test Reset (5 V-Tolerant Input with Internal Pull-up) <br> Asynchronously initializes the JTAG TAP controller by putting it in <br> the Test-Logic-Reset state. This pin should be pulsed low during <br> power-up to ensure that the device is in the normal functional <br> mode. When JTAG is not being used, this pin should be pulled low <br> during normal operation. |
| M3 | 240 | TDi | Test Serial Data In (5 V-Tolerant Input with Internal Pull-up) <br> JTAG serial test instructions and data are shifted in on this pin. <br> This pin is pulled high by an internal pull-up resistor when it is not <br> driven. |
| G5 | 212 | TDo | Test Serial Data Out (5 V-Tolerant Three-state Output) <br> JTAG serial data is output on this pin on the falling edge of TCK. |
| This pin is held in high impedance state when JTAG is not |  |  |  |
| enabled. |  |  |  |


| PBGA Pin Number | LQFP Pin Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { A8, A9, A14, } \\ \text { A15, E10, } \\ \text { M2, N2, P2, } \\ \text { P16, R2, } \\ \text { R16, T6, T7, } \\ \text { T8, T9, T10, } \\ \text { T11, T12, } \\ \text { T13, T14, } \\ \text { T15, D16, } \\ \text { E16, C16, } \\ \text { B16, A13, } \\ \text { A12, A10, } \\ \text { A11, N1, } \\ \text { M1, P1, R1, } \\ \text { T2, T3, T5, } \\ \text { T4, N16, } \\ \text { M16, L16, } \\ \text { K16, H16, } \\ \text { J16, G16, } \\ \text { F16, E1, D1, } \\ \text { G1, F1, J1, } \\ \text { H1, K1, L1, } \\ \text { A7, A5, A6, } \\ \text { A4, A3, A2, } \\ \text { C1, } \end{gathered}$ | $\begin{gathered} \text { 61, 62, } \\ 63,64, \\ 65,66, \\ 67,68, \\ 134,135, \\ 136,137, \\ 138,139, \\ 140,215, \\ 219,225, \\ 229,236, \\ 237,125, \\ 126,127, \\ 128,129, \\ 130,131, \\ 132,253, \\ 254,255, \\ 256,1,2, \\ 3,4,75, \\ 76,77, \\ 78,119, \\ 120,122, \\ 124,243, \\ 244,245, \\ 246,247, \\ 248,250, \\ 252,189, \\ 190,191, \\ 192,193, \\ 194,196, \\ 197 \end{gathered}$ | NC | No Connect <br> These pins MUST be left unconnected. |
| M14, R13 | 46, 48 | MODE_4MO, MODE_4M1 | 4 M Input Clock Mode 0 to 1 (5 V-Tolerant Input with internal pull-down) These two pins should be tied together and are typically used to select CKi $=4.096 \mathrm{MHz}$ operation. See Table 7, "ZL50015 Operating Modes" on page 37 for a detailed explanation. See Table 17, "Control Register (CR) Bits" on page 53 for CKi and FPi selection using the CKIN1-0 bits. |
| D12 | 107 | OSC_EN | Oscillator Enable (5 V-Tolerant Input with Internal Pull-down) If tied high, this pin indicates that there is a 20 MHz external oscillator interfacing with the device. If tied low, there is no oscillator and CKi will be used for master clock generation. If the device is in master mode, an external oscillator is required and this pin MUST be tied high. |


| PBGA Pin <br> Number | LQFP Pin Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| C12 | 149 | OSCo | Oscillator Clock Output (3.3 V Output) If OSC_EN = ' 1 ', this pin should be connected to a 20 MHz crystal (see Figure 23 on page 90 ) or left unconnected if a clock oscillator is connected to OSCi pin under normal operation (see Figure 24 on page 91 ). If OSC_EN $=0$, this pin MUST be left unconnected. |
| B14 | 148 | OSCi | Oscillator Clock Input (3.3 V Input) <br> If OSC_EN = ' 1 ', this pin should be connected to a 20 MHz crystal (see Figure 23 on page 90) or to a clock oscillator under normal operation (see Figure 24 on page 91). If OSC_EN $=0$, this pin MUST be driven high or low by connecting either to $\mathrm{V}_{\mathrm{DD}}$ IO or to ground. |
| $\begin{gathered} \text { E9, D8, B8, } \\ \text { D7 } \end{gathered}$ | $\begin{aligned} & \hline 161,164, \\ & 166,168 \end{aligned}$ | REF0-3 | DPLL Reference Inputs 0 to 3 (5 V-Tolerant Schmitt-Triggered Inputs) <br> If the device is in Master mode, these input pins accept 8 kHz , 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz timing references independently. One of these inputs is defined as the preferred or forced input reference for the DPLL. The Reference Change Control Register (RCCR) selects the control of the preferred reference. These pins are ignored if the device is in slave mode unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set. When these input pins are not in use, they MUST be driven high or low by connecting either to $\mathrm{V}_{\mathrm{DD}}$ _10 or to ground. |
| $\begin{gathered} \text { D9, E8, C8, } \\ \text { E7 } \end{gathered}$ | $\begin{aligned} & 159,163 \\ & 165,167 \end{aligned}$ | REF_FAILO-3 | Failure Indication for DPLL References 0 to 3 (5 V-Tolerant <br> Three-state Outputs) <br> These output pins are used to indicate input reference failure when the device is in master mode. <br> If REFO fails, REF_FAILO will be driven high. <br> If REF1 fails, REF_FAIL1 will be driven high. <br> If REF2 fails, REF_FAIL2 will be driven high. <br> If REF3 fails, REF_FAIL3 will be driven high. <br> If the device is in slave mode, these pins are driven low, unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set. |
| $\begin{gathered} \text { G15, G14 } \\ \text { E15, F14 } \end{gathered}$ | $\begin{gathered} 102,106 \\ 110,112 \end{gathered}$ | FPo0-3 | ST-BUS/GCI-Bus Frame Pulse Outputs 0 to 3 (5 V-Tolerant <br> Three-state Outputs) <br> FPo0: 8 kHz frame pulse corresponding to the 4.096 MHz output clock of CKoO. <br> FPo1: 8 kHz frame pulse corresponding to the 8.192 MHz output clock of CKo1. <br> FPo2: 8 kHz frame pulse corresponding to 16.384 MHz output clock of CKo2. <br> FPo3: Programmable 8 kHz frame pulse corresponding to 4.096 MHz, 8.192 MHz, 16.384 MHz, or 32.768 MHz output clock of CKo3. <br> In Divided Slave modes, the frame pulse width of FPo0-3 cannot be narrower than the input frame pulse ( FPi ) width. |


| PBGA Pin Number | LQFP Pin Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| H14, D11 | 100, 104 | FPo_OFF0-1 | Generated Offset Frame Pulse Outputs 0 to 1 (5 V-Tolerant Three-state Outputs) Individually programmable 8 kHz frame pulses, offset from the output frame boundary by a programmable number of channels. |
| F15 | 108 | $\begin{gathered} \text { FPo_OFF2 } \\ \text { or } \\ \text { FPo5 } \end{gathered}$ | Generated Offset Frame Pulse Output 2 or 19.44 MHz Frame Pulse Output (5 V-Tolerant Three-state Output) As FPo_OFF2, this is an individually programmable 8 kHz frame pulse, offset from the output frame boundary by a programmable number of channels. <br> By programming the FP19EN (bit 10) of FPOFF2 register to high, this signal becomes $\mathrm{FPo5}$, a non-offset frame pulse corresponding to the 19.44 MHz clock presented on CKo5. FPo5 is only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes. |
| $\begin{gathered} \text { B7, C7, B5, } \\ \text { J6, D6, H5 } \end{gathered}$ |  | CKoO-5 | ST-BUS/GCI-Bus Clock Outputs 0 to 5 ( 5 V-Tolerant <br> Three-state Outputs) <br> CKo0: 4.096 MHz output clock. <br> CKo1: 8.192 MHz output clock. <br> CKo2: 16.384 MHz output clock. <br> CKo3: 4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz programmable output clock. <br> CKo4: 1.544 MHz or 2.048 MHz programmable output clock. <br> CKo5: 19.44 MHz output clock. <br> See Section 6.0 on page 24 for details. In Divided Slave mode, the frequency of CKoO-3 cannot be higher than input clock (CKi). CKo4 and CKo5 are only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes. |
| B10 | 155 | FPi | ST-BUS/GCI-Bus Frame Pulse Input (5 V-Tolerant Schmitt-Triggered Input) <br> This pin accepts the frame pulse which stays active for 61 ns , 122 ns or 244 ns at the frame boundary. The frame pulse frequency is 8 kHz . The frame pulse associated with the highest input or output data rate must be applied to this pin when the device is operating in Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally. When the device is operating in Multiplied Slave mode, the frame pulse associated with the highest input data rate must be applied to this pin. For all modes (except Master mode with loopback), if the data rate is 16.384 Mbps, a 61 ns wide frame pulse must be used. By default, the device accepts a negative frame pulse in ST-BUS format, but it can accept a positive frame pulse instead if the FPINP bit is set high in the Control Register (CR). It can accept a GCI-formatted frame pulse by programming the FPINPOS bit in the Control Register (CR) to high. |


| PBGA Pin <br> Number | LQFP Pin <br> Number | Pin Name | Description |
| :---: | :---: | :---: | :--- |
| B11 | 154 | CKi | ST-BUS/GCI-Bus Clock Input (5 V-Tolerant Schmitt Triggered <br> Input) <br> This pin accepts a 4.096 MHz, 8.192 MHz or 16.384 MHz clock. <br> The clock frequency associated with twice the highest input or <br> output data rate must be applied to this pin when the device is <br> operating in either Divided Slave mode or Master mode. The <br> exception is if the device is operating in Master mode with <br> loopback (i.e., CKi_LP is set in the Control Register). In that case, <br> this input must be tied high or low externally. The clock frequency <br> associated with twice the highest input data rate must be applied <br> to this pin when the device is operating in Multiplied Slave mode. <br> In all modes of operation (except Master mode with loopback), <br> when data is running at 16.384 Mbps, a 16.384 MHz clock must be <br> used. By default, the clock falling edge defines the input frame <br> boundary, but the device allows the clock rising edge to define the <br> frame boundary by programming the CKINP bit in the Control <br> Register (CR). |
|  |  |  |  |


| PBGA Pin <br> Number | LQFP Pin <br> Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R3, P6, R5, } \\ \text { N5, P12, } \\ \text { N15, P13, } \\ \text { P15 } \end{gathered}$ | $\begin{aligned} & 11,12, \\ & 13,14, \\ & 55,56, \\ & 58,59 \end{aligned}$ | STOHZ 0-7 | Serial Output Streams High Impedance Control 0 to 7 ( 5 V-Tolerant Slew-Rate-Limited Three-state Outputs) These pins are used to enable (or disable) external three-state buffers. When an output channel is in the high impedance state, the STOHZ drives high for the duration of the corresponding output channel. When the STio channel is active, the STOHZ drives low for the duration of the corresponding output channel. STOHZ outputs are available for STio - only. |
| B15 | 141 | ODE | Output Drive Enable (5 V-Tolerant Input with Internal Pull-up) This is the output enable control for STioO-15 and the output-driven-high control for STOHZO-7. When it is high, STioO15 and STOHZO-7 are enabled. When it is low, STioO-15 are tristated and STOHZO-7 are driven high. |
| M4, N6, R6, <br> P7, R7, N7, <br> M8, N8, P8, <br> R8, M9, N9, <br> R9, N10, P9, <br> R10 | $\begin{aligned} & \hline 16,18, \\ & 20,22, \\ & 23,24, \\ & 25,26, \\ & 27,28, \\ & 30,32, \\ & 34,36, \\ & 37,38 \end{aligned}$ | D0-15 | Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os) <br> These pins form the 16-bit data bus of the microprocessor port. |
| N12 | 44 | DTA_RDY | Data Transfer Acknowledgment_Ready (5 V-Tolerant <br> Three-state Output) <br> This active low output indicates that a data bus transfer is complete for the Motorola interface. For the Intel interface, it indicates a transfer is completed when this pin goes from low to high. An external pull-up resistor MUST hold this pin at HIGH level for the Motorola mode. An external pull-down resistor MUST hold this pin at LOW level for the Intel mode. |
| R11 | 40 | $\overline{\mathrm{CS}}$ | Chip Select ( 5 V -Tolerant Input) <br> Active low input used by the Motorola or Intel microprocessor to enable the microprocessor port access. |
| N11 | 39 | R/W్_ $\bar{W}$ | Read/Write_Write (5 V-Tolerant Input) <br> This input controls the direction of the data bus lines (D0-15) during a microprocessor access. For the Motorola interface, this pin is set high and low for the read and write access respectively. For the Intel interface, a write access is indicated when this pin goes low. |
| R12 | 42 | $\overline{\mathrm{DS}}$ _ $\overline{\mathrm{RD}}$ | Data Strobe_Read (5 V-Tolerant Input) <br> This active low input works in conjunction with $\overline{\mathrm{CS}}$ to enable the microprocessor port read and write operations for the Motorola interface. A read access is indicated when it goes low for the Intel interface. |


| PBGA Pin Number | LQFP Pin <br> Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| K13, K15, <br> K14, J11, <br> J12, J13, <br> J15, H11, <br> J14, H12, <br> H13, H15, <br> G12, G13 | $\begin{aligned} & 82,84, \\ & 86,87, \\ & 88,89, \\ & 90,91, \\ & 92,93, \\ & 94,96, \\ & 98,99 \end{aligned}$ | A0-13 | Address 0 to 13 ( 5 V-Tolerant Inputs) <br> These pins form the 14 -bit address bus to the internal memories and registers. |
| M13 | 41 | MOT_INTEL | Motorola_Intel (5 V-Tolerant Input with Enabled Internal Pull-up) <br> This pin selects the Motorola or Intel microprocessor interface to be connected to the device. When this pin is unconnected or connected to high, Motorola interface is assumed. When this pin is connected to ground, Intel interface should be used. |
| P10 | 43 | $\overline{\mathrm{R} Q}$ | Interrupt (5 V-Tolerant Three-state Output) <br> This programmable active low output indicates that the internal operating status of the DPLL has changed. An external pull-up resistor MUST hold this pin at HIGH level. |
| G2 | 211 | $\overline{\text { RESET }}$ | Device Reset (5 V-Tolerant Input with Internal Pull-up) <br> This input (active LOW) puts the device in its reset state that disables the STioO-15 drivers and drives the STOHZO-7 outputs to high. It also preloads registers with default values and clears all internal counters. To ensure proper reset action, the reset pin must be low for longer than $1 \mu \mathrm{~s}$. Upon releasing the reset signal to the device, the first microprocessor access cannot take place for at least $600 \mu \mathrm{~s}$ due to the time required to stabilize the device and the crystal oscillator from the power-down state. Refer to Section Section 17.2 on page 46 for details. |

### 3.0 Device Overview

The device has sixteen ST-BUS/GCI-Bus inputs (STi0-15) and sixteen ST-BUS/GCI-Bus outputs (STio0-15). STioO-15 can also be configured as bi-directional pins, in which case STiO-15 will be ignored. It is a non-blocking digital switch with 102464 kbps channels and is capable of performing rate conversion between ST-BUS/GCI-Bus inputs and ST-BUS/GCI-Bus outputs. The ST-BUS/GCI-Bus inputs accept serial input data streams with data rates of 2.048 Mbps , 4.096 Mbps, 8.192 Mbps and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048 Mbps , 4.096 Mbps and, 8.192 Mbps and 16.384 Mbps on a per-stream basis. The device also provides eight high impedance control outputs (STOHZO-7) to support the use of external ST-BUS/GCI-Bus tristate drivers for the first eight ST-BUS/GCI-Bus outputs (STio0 -7).

By using Zarlink's message mode capability, microprocessor data stored in the connection memory can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The device uses the ST-BUS/GCI-Bus input frame pulse (FPi) and the ST-BUS/GCI-Bus input clock (CKi) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates. The output data streams will be driven by and have their timing defined by FPi and CKi in Divided Slave mode. In Multiplied Slave mode, the output data streams will be driven by an internally generated clock, which is multiplied
from CKi internally. In Master mode, the on-chip DPLL will drive the output data streams and provide output clocks and frame pulses. Refer to Application Note ZLAN-120 for further explanation of the different modes of operation.

When the device is in Master mode, the DPLL is phase-locked to one of four DPLL reference signals, REF0 - 3, which are sourced by an external $8 \mathrm{kHz}, 1.544 \mathrm{MHz}, 2.048 \mathrm{MHz}, 4.096 \mathrm{MHz}, 8.192 \mathrm{MHz}, 16.384 \mathrm{MHz}$ or 19.44 MHz reference signal. The on-chip DPLL also offers jitter attenuation, reference switching, reference monitoring, freerun and holdover functions. The jitter performance exceeds the Stratum 4E specification. The intrinsic jitter of all output clocks is less than 1 ns (except for the 1.544 MHz output).

There are two slave modes for this device:
The first is the Divided Slave mode. In this mode, output streams are clocked by input CKi. Therefore the output streams have exactly the same jitter as the input streams. The output data rate can be the same as or lower than the input data rate, but the output data rate cannot be higher than what CKi can drive. For example, if CKi is 4.096 MHz , the output data rate cannot be higher than 2.048 Mbps . The second slave mode is called Multiplied Slave mode. In this mode, CKi is used to generate a 16.384 MHz clock internally, and output streams are driven by this 16.384 MHz clock. In Multiplied Slave mode, the data rate of output streams can be any rate, but output jitter may not be exactly the same as input jitter.

A Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port has a 16-bit data bus, a 14-bit address bus and six control signals (MOT_INTEL, $\overline{C S}, \overline{D S} \_\overline{R D}, R / \bar{W} \_\overline{W R}, \overline{I R Q}$ and $\overline{D T A} \_R D Y$ ).

The device supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

### 4.0 Data Rates and Timing

The ZL50015 has 16 serial data inputs and 16 serial data outputs. Each stream can be individually programmed to operate at $2.048 \mathrm{Mbps}, 4.096 \mathrm{Mbps}, 8.192 \mathrm{Mbps}$ or 16.384 Mbps . Depending on the data rate there will be 32 channels, 64 channels, 128 channels or 256 channels, respectively, during a $125 \mu \mathrm{~s}$ frame.

The output streams can be programmed to operate as bi-directional streams. By setting BDL (bit 6) in the Internal Mode Selection (IMS) register, the input streams 0-15 (STiO-15) are internally tied low, and the output streams 0 - 15 (STio0-15) are set to operate in a bi-directional mode.

The input data rate is set on a per-stream basis by programming STIN[n]DR3-0 (bits 3-0) in the Stream Input Control Register 0-15 (SICR0-15). The output data rate is set on a per-stream basis by programming STO[n]DR3 - 0 (bits 3-0) in the Stream Output Control Register 0-15 (SOCRO-15). The output data rates do not have to match or follow the input data rates. The maximum number of channels switched is limited to 1024 channels. If all 16 input streams were operating at 16.384 Mbps ( 256 channels per stream), this would result in 4096 channels. Memory limitations prevent the device from operating at this capacity. A maximum capacity of 1024 channels will occur if four of the streams are operating at 16.384 Mbps , eight of the streams are operating at 8.192 Mbps or all streams operating at 4.096 Mbps . With all streams operating at 2.048 Mbps , the capacity will be reduced to 512 channels. However, as each stream can be programmed to a different data rate, any combination of data rates can be achieved, as long as the total channel count does not exceed 1024 channels. It should be noted that only full stream can be programmed for use. The device does not allow fractional streams.

### 4.1 External High Impedance Control, STOHZO-7

There are 16 external high impedance control signals, STOHZO-7, that are used to control the external drivers for per-channel high impedance operations. Only the first eight ST-BUS/GCI-Bus (STio0-7) outputs are provided with corresponding STOHZ signals. The STOHZ outputs deliver the appropriate number of control timeslot channels based on the output stream data rate. Each control timeslot lasts for one channel time. When the ODE pin is high and the OSB (bit 2) of the Control Register (CR) is also high, STOHZO-7 are enabled. When the ODE pin, OSB (bit 2) of the Control Register (CR) or the RESET pin is low, STOHZO-7 are driven high, together with all the ST-BUS/GCI-Bus outputs being tristated. Under normal operation, the corresponding STOHZ outputs of any
unused ST-BUS/GCI-Bus channel (high impedance) are driven high. Refer to Figure 18 on page 33 for a diagrammatical explanation.

### 4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The input clock for the ZL50015 can be arranged in one of three different ways. These different ways will be explained further in Section 11.1 to Section 11.3 on page 38. Depending on the mode of operation, the input clock, CKi, will be based on the highest data rate of either the input or both the input and output data rates. The user has to program the CKIN1-0 (bits 6-5) in the Control Register (CR) to indicate the width of the input frame pulse and the frequency of the input clock supplied to the device.

In Master mode and Divided Slave mode, the input clock, CKi, must be at least twice the highest input or output data rate. For example, if the highest input data rate is 4.096 Mbps and the highest output data rate is 8.192 Mbps , the input clock, CKi, must be 16.384 MHz , which is twice the highest overall data rate. The only exception to this is for 16.384 Mbps input or output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

In Master mode, CKo2 and FPo2 can be programmed to be used as CKi and FPi by setting CKi_LP (bit 10) in the Control Register (CR). This will internally loop back the CKo2 and FPo2 timing. When this bit is set, CKi and FPi must be tied low or high externally.

| Highest Input or Output <br> Data Rate | CKIN 1-0 Bits | Input Clock Rate (CKi) | Input Frame Pulse (FPi) |
| :--- | :---: | :---: | :--- |
| 16.384 Mbps or 8.192 Mbps | 00 | 16.384 MHz | $8 \mathrm{kHz}(61 \mathrm{~ns}$ wide pulse) |
| 4.096 Mbps | 01 | 8.192 MHz | $8 \mathrm{kHz}(122 \mathrm{~ns}$ wide pulse) |
| 2.048 Mbps | 10 | 4.096 MHz | $8 \mathrm{kHz}(244 \mathrm{~ns}$ wide pulse) |

Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes
In Multiplied Slave mode, the input clock, CKi, must be at least twice the highest input data rate, regardless of the output data rate. Following the example above, if the highest input data rate is 4.096 Mbps , the input clock, CKi , must be 8.192 MHz , regardless of the output data rate. The only exception to this is for 16.384 Mbps input data. In this case, the input clock, CKi , is equal to the data rate. The input frame pulse, FPi , must always follow CKi.

| Highest Input Data Rate | CKIN 1-0 Bits | Input Clock Rate (CKi) | Input Frame Pulse (FPi) |
| :--- | :---: | :---: | :--- |
| 16.384 Mbps or 8.192 Mbps | 00 | 16.384 MHz | $8 \mathrm{kHz}(61 \mathrm{~ns}$ wide pulse) |
| 4.096 Mbps | 01 | 8.192 MHz | $8 \mathrm{kHz}(122 \mathrm{~ns}$ wide pulse) |
| 2.048 Mbps | 10 | 4.096 MHz | $8 \mathrm{kHz}(244 \mathrm{~ns}$ wide pulse) |

Table 2 - CKi and FPi Configurations for Multiplied Slave Mode
The ZL50015 accepts positive and negative ST-BUS/GCI-Bus input clock and input frame pulse formats via the programming of CKINP (bit 8) and FPINP (bit 7) in the Control Register (CR). By default, the device accepts the negative input clock format and ST-BUS format frame pulses. However, the switch can also accept a positive-going clock format by programming CKINP (bit 8) in the Control Register (CR). A GCl-Bus format frame pulse can be used by programming FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR).


Figure 4-Input Timing when CKIN1-0 bits =" 10 " in the CR


Figure 5 - Input Timing when CKIN1-0 bits $=$ " 01 " in the CR


Figure 6 - Input Timing when CKIN1 - $0=$ " 00 " in the CR

### 5.0 ST-BUS and GCI-Bus Timing

The ZL50015 is capable of operating using either the ST-BUS or GCI-Bus standards. The output timing that the device generates is defined by the bus standard. In the ST-BUS standard, the output frame boundary is defined by the falling edge of CKo while FPo is low. In the GCI-Bus standard, the frame boundary is defined by the rising edge of CKo while FPo goes high. The data rates define the number of channels that are available in a $125 \mu \mathrm{~s}$ frame pulse period.

By default, the ZL50015 is configured for ST-BUS input and output timing. To set the input timing to conform to the GCI-Bus standard, FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR) must be set. To set output timing to conform to the GCI-Bus standard, FPO[n]P and FPO[n]POS must be set in the Output Clock and Frame Pulse Selection Register (OCFSR). The CKO[n]P bits in the Output Clock and Frame Pulse Selection Register control the polarity (positive-going or negative-going) of the output clocks.

### 6.0 Output Timing Generation

The ZL50015 generates frame pulse and clock timing. There are five output frame pulse pins (FPo0-3,5) and six output clock pins (CKoO-5). All output frame pulses are 8 kHz output signals. By default, the output frame boundary is defined by the falling edge of the CKo0, while FPo0 is low. At the output frame boundary, the CKo1, CKo2 and CKo3 output clocks will by default have a falling edge, while FPo1, FPo2 and FPo3 will be low. At the output frame boundary, CKo4 will by default have a falling edge while FPo0 is low (CKo4 has no corresponding output frame pulse). At the output frame boundary, CKo5 will by default have a rising edge while FPo5 (FPo_OFF2) will be low. The duration of the frame pulse low cycle and the frequency of the corresponding output clock are shown in Table 3 on page 25. Every frame pulse and clock output can be tristated by programming the enable bits in the Internal Mode Selection (IMS) register.

| Pin Name | Output Timing Rate | Output Timing Unit |
| :--- | :---: | :---: |
| FPo0 pulse width | 244 | ns |
| CKo0 | 4.096 | MHz |
| FPo1 pulse width | 122 | ns |
| CKo1 | 8.192 | MHz |
| FPo2 pulse width | 61 | ns |
| CKo2 | 16.384 | MHz |
| FPo3 pulse width | $244,122,61$ or 30 | ns |
| CKo3 | $4.096,8.192,16.384$ or 32.768 | MHz |
| CKo4 | 1.544 or 2.048 | MHz |
| FPo5 pulse width | 51 | ns |
| CKo5 | 19.44 | MHz |

Table 3 - Output Timing Generation
The output timing is dependent on the operation mode that is selected. When the device is in Divided Slave mode, the frequencies on CKoO-3 cannot be greater than the input clock, CKi. For example, if the input clock is 8.192 MHz, the CKo2 pin will not produce a valid output clock and the CKo3 pin can only be programmed to output a 4.096 MHz or 8.192 MHz clock signal. The output clocks CKo4-5 will not generate valid outputs unless the SLV_DPLLEN (bit 13) of the Control Register (CR) is set.

In Master mode there are programmable output frame pulse, FPo3, and clock pins, CKo3 and CKo4. The outputs from FPo3 and CKo3 are programmed by the CKOFPO3SEL1-0 (bits 13-12) in the Output Clock and Frame Pulse Selection (OCFSR) register. The output clock pin, CKo4, is controlled by setting the CKO4SEL (bit 14) in the OCFSR register.

In Multiplied Slave mode, CKo4 and CKo5 are not available unless SLV_DPLLEN is set in the Control Register. All other clocks and frame pulses correspond to the timing shown in Table $\overline{3}$ above.

The device also delivers positive or negative output frame pulse and ST-BUS/GCI-Bus output clock formats via the programming of various bits in the Output Clock and Frame Pulse Selection Register (OCFSR). By default, the device delivers the negative output clock format. The ZL50015 can also deliver GCI-Bus format output frame pulses by programming bits of the Output Clock and Frame Pulse Selection Register (OCFSR). As there is a separate bit setting for each frame pulse output, some of the outputs can be set to operate in ST-BUS mode and others in GCI-Bus mode.

The following figures describe the usage of the FPO0P, FPO1P, FPO2P, FPO3P, CKO0P, CKO1P, CKO2P, CKO3P, CKO4P and CKO5P bits to generate the FPo0-3 and CKo0-5 timing. FPo_OFF2 is configured to provide the non-offset frame pulse corresponding to the 19.44 MHz clock on CKo5 by setting the FP19EN (bit 10) in the FPOFF2 register. In this instance, FPo_OFF2 can be labeled as FPo5.


Figure 7 - Output Timing for CKoO and FPoO


Figure 8 - Output Timing for CKo1 and FPo1


Figure 9-Output Timing for CKo2 and FPo2


Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"


Figure 11 - Output Timing for CKo4


Figure 12 - Output Timing for CKo5 and FPo5 (FPo_OFF2)

### 7.0 Data Input Delay and Data Output Advancement

Various registers are provided to adjust the input delay and output advancement for each input and output data stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.

If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The sampling point can vary from $1 / 4$ to $4 / 4$ with a $1 / 4$-bit increment for all input streams, unless the stream is operating at 16.384 Mbps , in which case the fractional bit delay has a $1 / 2$-bit increment. By default, the sampling point is set to the $3 / 4$-bit location for non-16.384 Mbps data rates and the $1 / 2$-bit location for the 16.384 Mbps data rate.

The fractional output bit advancement can vary from 0 to $3 / 4$ bits, again with a $1 / 4$-bit increment, unless the output stream is operating at 16.384 Mbps , in which case the output bit advancement has a $1 / 2$-bit increment from 0 to $1 / 2$ bit. By default, there is 0 output bit advancement.

Although input delay or output advancement features are available on streams which are operating in bi-directional mode it is not recommended, as it can easily cause bus contention. If users require this function, special attention must be given to the timing to ensure contention is minimized.

### 7.1 Input Bit Delay Programming

The input bit delay programming feature provides users with the flexibility of handling different wire delays when designing with source streams for different devices.

By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits 8-6) in the Stream Input Control Register 0-15 (SICRO-15) as described in Table 43 on page 79. The input bit delay can range from 0 to 7 bits.


Figure 13 - Input Bit Delay Timing Diagram (ST-BUS)

### 7.2 Input Bit Sampling Point Programming

In addition to the input bit delay feature, the ZL50015 allows users to change the sampling point of the input bit by programming STIN[n]SMP 1-0 (bits 5-4) in the Stream Input Control Register 0-15 (SICR0-15). For input streams operating at any rate except 16.384 Mbps , the default sampling point is at $3 / 4$ bit and users can change the sampling point to $1 / 4,1 / 2,3 / 4$ or $4 / 4$ bit position. When the stream is operating at 16.384 Mbps , the default sampling point is $1 / 2$ bit and can be adjusted to a $4 / 4$ bit position.


Figure 14 - Input Bit Sampling Point Programming

The input delay is controlled by STIN[n]BD2-0 (bits $8-6$ ) to control the bit shift and STIN[n]SMP1-0 (bits $5-4$ ) to control the sampling point in the Stream Input Control Register 0-15 (SICR0-15).


Figure 15 - Input Bit Delay and Factional Sampling Point

### 7.3 Output Advancement Programming

This feature is used to advance the output data of individual output streams with respect to the output frame boundary. Each output stream has its own bit advancement value which can be programmed in the Stream Output Control Register 0-15 (SOCR0-15).

By default, all output streams have zero bit advancement such that bit 7 is the first bit that appears after the output frame boundary (assuming ST-BUS formatting). The output advancement is enabled by STO[n]AD 2-0 (bits 6-4) of the Stream Output Control Register 0-15 (SOCRO-15) as described in Table 45 on page 83. The output bit advancement can vary from 0 to 7 bits.


Note: Last Channel $=31,63,127$ and 255 for $2.048,4.096,8.192$ and 16.384 Mbps modes respectively.
Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS)

### 7.4 Fractional Output Bit Advancement Programming

In addition to the output bit advancement, the device has a fractional output bit advancement feature that offers better resolution. The fractional output bit advancement is useful in compensating for varying parasitic load on the serial data output pins.

By default all of the streams have zero fractional bit advancement such that bit 7 is the first bit that appears after the output frame boundary. The fractional output bit advancement is enabled by STO[n]FA $1-0$ (bits $8-7$ ) in the Stream Output Control Register 0-15 (SOCR0-15). For all streams running at any data rate except 16.384 Mbps the fractional bit advancement can vary from $0,1 / 4,1 / 2$ to $3 / 4$ bits. For streams operating at 16.384 Mbps , the fractional bit advancement can be set to either 0 or $1 / 2$ bit.


Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)

### 7.5 External High Impedance Control Advancement

The external high impedance signals can be programmed to better match the timing required by the external buffers. By default, the output timing of the STOHZ signals follows the programmed channel delay and bit offset of their corresponding ST-BUS/GCI-Bus output streams. In addition, for all high impedance streams operating at any data rate except 16.384 Mbps , the user can advance the STOHZ signals a further $0,1 / 4,1 / 2,3 / 4$ or $4 / 4$ bits by programming STOHZ[n]A 2-0 (bit 11-9) in the Stream Output Control Register. When the stream is operating at 16.384 Mbps , the additional STOHZ advancement can be set to $0,1 / 2$ or $4 / 4$ bits by programming the same register.


Figure 18 - Channel Switching External High Impedance Control Timing

### 8.0 Data Delay Through the Switching Paths

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by the $\mathrm{V} / \overline{\mathrm{C}}$ (bit 14) in the Connection Memory Low when $\mathrm{CMM}=0$.

### 8.1 Variable Delay Mode

Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than frame integrity. The delay through the switch can vary from 7 channels to 1 frame +7 channels. To set the device into variable delay mode, VAREN (bit 4) in the Control Register (CR) must be set before V/C (bit 14) in the Connection Memory Low when CMM $=0$. If the VAREN bit is not set and the device is programmed for variable delay mode, the information read on the output stream will not be valid.

In variable delay mode, the delay depends on the combination of the source and destination channels of the input and output streams.

| $\mathrm{m}=$ input channel number <br> $\mathrm{n}=$ output channel number | $\mathrm{n}-\mathrm{m}<=0$ | $0<\mathrm{n}-\mathrm{m}<7$ | $\mathrm{n}-\mathrm{m}=7$ |  | $\mathrm{n}-\mathrm{m}>7$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | STio < STi | STio >= STi |  |
| T = Delay between input and output | 1 frame - (m-n) | 1 frame + (n-m) |  | n-m |  |

Table 4 - Delay for Variable Delay Mode
For example, if Stream 4 Channel 2 is switched to Stream 5 Channel 9 with variable delay, the data will be output in the same $125 \mu$ s frame. Contrarily, if Stream 6 Channel 1 is switched to Stream 9 Channel 3, the information will appear in the following frame.


Figure 19 - Data Throughput Delay for Variable Delay

### 8.2 Constant Delay Mode

In this mode, frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames Input Channel + Output Channel. This can result in a minimum of 1 frame +1 channel delay if the last channel on a stream is switched to the first channel of a stream. The maximum delay is 3 frames -1 channel. This occurs when the first channel of a stream is switched to the last channel of a stream. The constant delay mode is available for all output channels.

The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number ( m ) and output channel number ( $n$ ). The data throughput delay ( $T$ ) is:

$$
T=2 \text { frames }+(n-m)
$$

The constant delay mode is controlled by $\mathrm{V} / \overline{\mathrm{C}}$ (bit 14) in the Connection Memory Low when $\mathrm{CMM}=0$. When this bit is set low, the channel is in constant delay mode. If VAREN (bit 4) in the Control Register (CR) is set (to enable variable throughput delay on a chip-wide basis), the device can still be programmed to operate in constant delay mode.


Figure 20 - Data Throughput Delay for Constant Delay

### 9.0 Connection Memory Description

The connection memory consists of two blocks, Connection Memory Low (CM_L) and Connection Memory High (CM_H). The CM_L is 16 bits wide and is used for channel switching and other special modes. The CM_H is 5 bits wide and is used for the voice coding function. When UAEN (bit 15) of the Connection Memory Low (CM_L) is low, $\mu$-law/A-law conversion will be turned off and the contents of CM_H will be ignored. Each connection memory location of the CM_L or CM_H can be read or written via the 16 bit microprocessor port within one microprocessor access cycle. See Table 50 on page 86 for the address mapping of the connection memory. Any unused bits will be reset to zero on the 16-bit data bus.

For the normal channel switching operation, CMM (bit 0) of the Connection Memory Low (CM_L) is programmed low. SCA7-0 (bits 8-1) indicate the source (input) channel address and SSA4-0 (bits 13-9) indicate the source (input) stream address. The 5 -bit contents of the CM_H will be ignored during the normal channel switching mode without the $\mu$-law/A-law conversion when UAEN (bit 15) of the Connection Memory Low (CM_L) is set to zero. If $\mu$-law/A-law conversion is required, the CM_H bits must be programmed first to provide the voice/data information, the input coding law and the output coding law before the assertion of UAEN (bit 15) in the Connection Memory Low.

When CMM (bit 0) of the Connection Memory Low (CM_L) is programmed high, the ZL50015 will operate in one of the special modes described in Table 52 on page 88. When the per-channel message mode is enabled, MSG7-0 (bit $10-3$ ) in the Connection Memory Low (CM_L) will be output via the serial data stream as message output data. When the per-channel message mode is enabled, the $\mu$-law/A-law conversion can also be enabled as required.

### 10.0 Connection Memory Block Programming

This feature allows for fast initialization of the connection memory after power up.

### 10.1 Memory Block Programming Procedure

1. Set MBPE (bit 3) in the Control Register (CR) from low to high.
2. Configure BPD2-0 (bits 3-1) in the Internal Mode Selection (IMS) register to the desired values to be loaded into CM_L.
3. Start the block programming by setting MBPS (bit 0) in the Internal Mode Selection Register (IMS) high. The values stored in BPD2 - 0 will be loaded into bits $2-0$ of all CM_L positions. The remaining CM_L locations (bits 15 -3 ) and the programmable values in the CM_H (bits $4-0$ ) will be loaded with zero values.
The following tables show the resulting values that are in the CM_L and CM_H connection memory locations.

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | BPD2 | BPD1 | BPD0 |

Table 5 - Connection Memory Low After Block Programming

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 6 - Connection Memory High After Block Programming
Note: Bits 15 to 5 are reserved in Connection Memory High and should always be 0 .
It takes at least two frame periods ( $250 \mu \mathrm{~s}$ ) to complete a block program cycle.
MBPS (bit 0 ) in the Control Register (CR) will automatically reset to a low position after the block programming process has completed.

MBPE (bit 3) in the Internal Mode Selection (IMS) register must be cleared from high to low to terminate the block programming process. This is not an automatic action taken by the device and must be performed manually.

Note: Once the block program has been initiated, it can be terminated at any time prior to completion by setting MBPS (bit 0) in the Control Register (CR) or MBPE (bit 3) in the Internal Mode Selection (IMS) register to low. If the MBPE bit was used to terminate the block programming, the MBPS bit will have to be set low before enabling other device operations.

### 11.0 Device Operation in Master Mode and Slave Modes

This device has two main operating modes - Master mode and Slave mode. Each operating mode has different input/output clock and frame pulse setup requirements and usage.

If the device is programmed to work in Master mode, it is expected that the input clock and frame pulse will be supplied from the embedded DPLL, either directly using the internal loopback mode or indirectly through external loopback path. Sources and destinations of the device's serial input and output data, respectively, have to be synchronized with the device's output clock and frame pulse. In Master mode, output clocks and frame pulses are driven by the DPLL and they are always available with any of the specified frequencies.

The device can also operate in two different Slave modes: Divided Slave mode and Multiplied Slave mode. In either Slave modes, output clocks and frame pulses are generated based on CKi and FPi. The difference is that, in Divided Slave mode, the output clocks and frame pulses are directly divided from CKi/FPi, while in Multiplied Slave mode, the output clocks and frame pulses are generated from an internal high-speed clock synchronized to CKi
and FPi. Therefore, in Divided Slave mode, the output clock rates cannot exceed the CKi rate (the output data rates are also limited as per Table 1, but in Multiplied Slave mode, all specified output clock rates and data rates are available on CKo0-3 and STio0-15. The input data rate cannot exceed the CKi rate in either Slave modes, because input data are always sampled directly by CKi.

By default, CKo4, CKo5 and FPo5 are not available in Slave mode, as the embedded DPLL is disabled. However, the DPLL can be activated even in Slave mode by programming the SLV DPLLEN bit in the Control Register. When the DPLL is enabled in Slave mode, CKo4, CKo5 and FPo5 are generated from the DPLL synchronized to one of the REFO-3 inputs, while the other clocks, frame pulses, and input/output data are synchronized to CKi/FPi. It basically creates two separate timing domains - one for the DPLL, and one for data switch logic. The two can be totally asynchronous to each other. In this case the DPLL will be fully functional, including its capability of reference monitoring.

Note that an external oscillator is required whenever the DPLL is used.
Table 7, "ZL50015 Operating Modes" on page 37 summarizes the different modes of operation available within the ZL50015. Each Major mode has various associated Minor modes that are determined by setting the relevant Input Control pins and Control Register bits (Table 17, "Control Register (CR) Bits" on page 53) indicated in the table.

| Device |  | Input Pins |  |  |  | CR Register |  |  | Output Clock Pins |  |  |  | Data Pins |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Mode |  | Control |  | Signal |  | Bits |  |  | Reference Lock |  | Enabled |  |  |  |
| Major | Minor | OSC_EN | $\begin{gathered} \text { MODE_4M } \\ {[1: 0]} \end{gathered}$ | OSCi | CKi | $\begin{array}{\|l\|} \hline \text { OPM } \\ {[1: 0]} \end{array}$ | SLV_DPLLEN | CKi_LP | CKo0-3 | CKo4-5 | CKo0-3 | CKo4-5 | STi | STo |
| Master | CKi | 1 | 00 | 20 MHz | 4/8/16 M | 00 | X | 0 | Freerun, Holdover or REF0-3 |  | Yes | Yes | CKi* | $\begin{gathered} \text { Cko2 } \\ \text { (DPLL) } \end{gathered}$ |
|  | Loopback |  |  |  | X |  |  | 1 |  |  | Cko2 |  |  |  |  |
| Divided Slave | 4 M | 1 | 11 | 20 MHz | 4 M | 01 | 1 | X | CKi | REF0-3 |  | Yes | CKi | $\begin{gathered} \hline \text { CKoO-3 } \\ \text { (CKi) } \end{gathered}$ |
|  | 8/16 M |  | 00 |  | 8/16 M |  |  |  |  |  |  |  |  |  |
|  | 4 M | 0 | 11 | X | 4 M | X0 | 0 |  |  | X |  | No |  |  |
|  | 8/16 M |  | 00 |  | 8/16 M |  |  |  |  |  |  |  |  |  |
| Multiplied | 4 M | 1 | 11 | 20 MHz | 4 M | 11 | 1 |  | CKi MULT | REF0-3 |  | Yes |  | $\begin{gathered} \text { CKoO-3 } \\ \text { (CKi MULT) } \end{gathered}$ |
|  | 8/16 M |  | 00 |  | 8/16 M |  |  |  |  |  |  |  |  |  |
|  | 4 M | 0 | 11 | X | 4 M | X1 | 0 |  |  | X |  | No |  |  |
|  | 8/16 M |  | 00 |  | 8/16 M |  |  |  |  |  |  |  |  |  |
| Legend: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| X - Don't care or not applicable. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reference REF0-3 = Cki = Bypa Cki MULT * CKi mus Clock Sou | Lock - Refe Normal Mod ass. Cki is pa $=\mathrm{Cki}$ is pas be phase a - Refers | s to what s ssed direct sed through igned (edge to which clo | signal the outp <br> ly through to clock multipl e synchronous) ock samples | ut pins are <br> CKoO-3. <br> ier to CK O <br> s) to CKoO <br> STi and whis | e locked to <br> 0-3. <br> 0-3. <br> hich clock | outputs | STo; STi applies | when STi | or STio is in | put; STo a |  | pplies wh | en STio is | output. |  |

Table 7 - ZL50015 Operating Modes

### 11.1 Master Mode Operation

When the device is in Master mode, the DPLL is phase-locked to the one of four DPLL reference signals, REFO to REF3, which are sourced by an external $8 \mathrm{kHz}, 1.544 \mathrm{MHz}, 2.048 \mathrm{MHz}, 4.096 \mathrm{MHz}, 8.192 \mathrm{MHz}, 16.384 \mathrm{MHz}$ or 19.44 MHz signal. The on-chip DPLL also offers reference switching and monitoring, jitter attenuation, freerun and holdover functions. In this mode, STioO-15 are driven by a clock generated by the DPLL, which also provides all the output clocks (CKoO-5) and frame pulses (FPoO-3 and FPo_OFFO-2). One of the output clocks and frame pulses should be looped back to CKi/FPi as reference for the input data, either by internal loopback (by setting the CKi_LP bit high in the Control Register) or through some external loopback paths. If external loopback is used, it is recommended that CKo2 $(16.384 \mathrm{MHz})$ and FPo2 ( 61 ns pulse) are used so that all input data rates are available.

### 11.2 Divided Slave Mode Operation

When the device is in Divided Slave mode, STio - 15 are driven by CKi. In this mode, the output streams and clocks have the same jitter characteristics as the input clock (CKi), but the input and output data rates cannot exceed the limit defined by CKi (as per Table 1). For example, if CKi is 4.096 MHz , the input and output data rate cannot be higher than 2.048 Mbps , and the generated output clock rates cannot exceed 4.096 MHz . If the DPLL is not enabled, an external oscillator is optional in Divided Slave mode.

### 11.3 Multiplied Slave Mode Operation

When the device is in Multiplied Slave mode, device hardware is used to multiply CKi internally. STio0-15 are driven by this internally generated clock. In this mode, the output clocks and data can run at any of the specified rates, but they may have different jitter characteristics from the input clock (CKi). The input data rates are still limited by the CKi rate (as per Table 1), as input data are always sampled directly by CKi. If the DPLL is not enabled, an external oscillator is not required in Multiplied Slave mode.

### 12.0 Overall Operation of the DPLL

The DPLL accepts four input references and delivers six output clocks and five output frame pulses. The DPLL meets or exceeds all of the requirements of the Telcordia GR-1244-CORE standard for a Stratum 4E compliant PLL. This includes the freerun, reference switching and monitoring, jitter/wander attenuation and holdover functions. The intrinsic output jitter of the DPLL does not exceed 1.0 ns (except for the 1.544 MHz output).

The DPLL is able to lock to an input reference presented on the REFO-3 inputs. It is possible to force the DPLL module to lock to a selected reference, to prefer one reference, to enter holdover mode or to freerun.

### 12.1 DPLL Timing Modes

There are four functional modes for the DPLL: normal, holdover, automatic and freerun modes. In addition to these four functional modes, the DPLL can also be programmed to internal reset mode.

### 12.1.1 Normal Mode

In normal mode, the DPLL generates clocks and frame pulses that are phase locked to the active input reference. Jitter on the input clock is attenuated by the DPLL.

### 12.1.2 Holdover Mode

In holdover mode, the DPLL no longer synchronizes the output clock to any input reference. It maintains the frequency that it was at prior to entering holdover mode. The holdover mode typically happens when the input clock becomes unreliable or is lost altogether. It takes some time for the system to realize that the input clock is unreliable. Meanwhile, the DPLL tracks an unreliable clock. Therefore the DPLL could hold to an invalid frequency when it enters holdover mode. In order to prevent this situation, the DPLL stores the current frequency at regular intervals in holdover memory so that it can restore the frequency of the input clock just after the input clock became unreliable.

### 12.1.3 Automatic Mode

In this mode, the state machine controls the DPLL based on the settings in the registers and the quality of the reference input clocks. The DPLL is internally either in normal or in holdover mode. In the following two sections, the reference selection and state machine operation in automatic mode will be explained in more details.

### 12.1.3.1 Automatic Reference Switching Without Preferences

When the DPLL is programmed to operate in Automatic mode without Preference (RCCR Register, PMS2-0 bits = 000 ), all references, REF0-3, will have equal importance. A circulating Round Robin selection sequence determines the reference to be used as shown in Figure 21. The state machine basically searches for valid reference in a circular order of REF0 -> REF1 -> REF2 -> REF3 -> REF0, etc.


Figure 21 - No Preferred Reference (Round Robin) with Ref 0-3 available

### 12.1.3.2 Automatic Reference Switching With Preferences

If a particular reference needs to have higher priority than the others, the device can be programmed in Automatic mode with a preferred reference ( RCCR Register, PMS2-0 bits $=001$ ). When a preferred reference is selected, the device can only switch automatically between two references, as shown in Table 8. The preferred reference will be used as the primary reference and, by default, only its next consecutive reference will be used as the secondary reference. No more than two references can be used in Automatic mode when a preferred reference is selected.

|  | Primary Reference (Preferred) | Secondary Reference |
| :---: | :---: | :---: |
| Option 1 | Ref 0 | Ref 1 |
| Option 2 | Ref 1 | Ref 2 |
| Option 3 | Ref 2 | Ref 3 |
| Option 4 | Ref 3 | Ref 0 |

Table 8 - Preferred Reference Selection Options
Figure 22 shows the state diagram for the four valid options of automatic reference switching with a preferred reference.


Note : other combinations not shown here are invalid settings and should not be used
Figure 22 - Automatic Reference Switching State Diagrams with Preferred Reference

With a preferred reference, if more than two references are required, or the two references are not in consecutive order, or the roles of the two references need to be interchanged, then external software is required to manually control the reference switching of the DPLL (by monitoring the reference failure status and reprogramming the device accordingly).

### 12.1.4 Freerun Mode

In freerun mode, the DPLL generates a fixed output frequency based on the crystal oscillator frequency. To meet Stratum 4E, the accuracy of the circuitry for the freerunning output clock must be 32 ppm or better.

### 12.1.5 DPLL Internal Reset Mode

DPLL_IRM (bit 0) in the DPLL Control Register (DPLLCR) enables the internal reset mode. In the internal reset mode, the DPLL module is disabled to save power. The circuit will be reset continuously and no output clocks will be generated. When the internal DPLL module is in the internal reset mode, all registers remain accessible. Note that applying the DPLL reset does not reset the DPLL registers: they preserve the values that they had prior to entering reset.

### 13.0 DPLL Frequency Behaviour

### 13.1 Input Frequencies

The DPLL is capable of synchronizing to one of the following input frequencies:

| 8 kHz |
| :---: |
| $1.544 \mathrm{MHz}(\mathrm{DS} 1)$ |
| $2.048 \mathrm{MHz}(\mathrm{E} 1)$ |
| 4.096 MHz |
| 8.192 MHz |
| 16.384 MHz |
| 19.44 MHz |

Table 9 - DPLL Input Reference Frequencies

### 13.2 Input Frequencies Selection

The input frequencies of REF 0-3 can be automatically detected or programmed independently by the Reference Frequency Register (RFR) if RFRE (bit 1) in the DPLL Control Register (DPLLCR) is set. The detected frequency of the selected reference is indicated in the Reference Change Status Register (RCSR). In addition, the detected frequencies of all four references are indicated in the Reference Frequency Status Register (RFSR). See Table 26 on page 63, Table 27 on page 64, Table 35 on page 71 and Table 41 on page 77 for the detailed bit description of the DPLL Control Register (DPLLCR), Reference Frequency Register (RFR), Reference Change Status Register (RCSR) and Reference Frequency Status Register (RFSR), respectively.

### 13.3 Output Frequencies

The DPLL generates a limited number of output signals. All signals are synchronous to each other and in the normal operating mode, are locked to the selected input reference. The DPLL provides outputs with the following frequencies:

| CKo0 | 4.096 MHz |
| :--- | :--- |
| CKo1 | 8.192 MHz |
| CKo2 | 16.384 MHz |
| CKo3 | $4.096 \mathrm{MHz}, 8.192 \mathrm{MHz}, 16.384 \mathrm{MHz}$ or 32.768 MHz |
| CKo4 | 1.544 MHz or 2.048 MHz |
| CKo5 | 19.44 MHz |
| FPo0 | $8 \mathrm{kHz}(244 \mathrm{~ns}$ wide pulse) |
| FPo1 | $8 \mathrm{kHz} \mathrm{(122} \mathrm{~ns} \mathrm{wide} \mathrm{pulse)}$ |
| FPo2 | $8 \mathrm{kHz}(61 \mathrm{~ns}$ wide pulse) |
| FPo3 | $8 \mathrm{kHz}(244 \mathrm{~ns}, 122 \mathrm{~ns}, 61 \mathrm{~ns}$ or 30 ns wide pulse $)$ |
| FPo5 | $8 \mathrm{kHz}(51 \mathrm{~ns}$ wide pulse) |

Table 10-Generated Output Frequencies

### 13.4 Pull-In/Hold-In Range (also called Locking Range)

The widest tolerance required for any of the given input clock frequencies is $\pm 130 \mathrm{ppm}$ for the T 1 clock ( 1.544 MHz ). If the system clock (crystal/oscillator) accuracy is $\pm 30 \mathrm{ppm}$, it requires a minimum pull-in range of $\pm 160 \mathrm{ppm}$. Users who do not require the $\pm 30 \mathrm{ppm}$ freerun accuracy of the DPLL can use a $\pm 100 \mathrm{ppm}$ system clock. Therefore the pull-in range is a minimal $\pm 230 \mathrm{ppm}$. The pull-in range of this device is $\pm 260 \mathrm{ppm}$.

### 14.0 Jitter Performance

### 14.1 Input Clock Cycle to Cycle Timing Variation Tolerance

The ZL50015 has an exceptional cycle to cycle timing variation tolerance of 20 ns . This allows the ZL50015 to synchronize off a low cost DPLL when it is in either Divided Slave mode or Multiplied Slave mode.

### 14.2 Input Jitter Acceptance

The input jitter acceptance is specified in standards as the minimum amount of jitter of a certain frequency on the input clock that the DPLL must accept without making cycle slips or losing lock. The lower the jitter frequency, the larger the jitter acceptance. For jitter frequencies below a tenth of the cut-off frequency of the DPLL's jitter transfer function, any input jitter will be followed by the DPLL. The maximum value of jitter tolerance for the DPLL is $\pm 1023 \mathrm{UI}_{\mathrm{p} \text {-p }}$.

### 14.3 Jitter Transfer Function

The corner frequency ( -3 dB ) of the Stratum 4E DPLL is 15.2 Hz .

### 15.0 DPLL Specific Functions and Requirements

### 15.1 Lock Detector

To determine if the DPLL is locked to the input clock, a lock detector monitors the phase value output of the phase detector, which represents the difference between input reference and output feedback clock. If the phase value is below a certain threshold for a certain interval, the DPLL is pronounced locked to the input clock. The monitoring is done in intervals of 4 ms . The lock detector threshold and the interval are programmable by the user through the Lock Detector Threshold Register (LDTR) and the Lock Detector Interval Register (LDIR) respectively. See Table 31 on page 68 and Table 32 on page 68 for the bit descriptions of the Lock Detector Threshold Register (LDTR) and Lock Detector Interval Register (LDIR) respectively. The value of the Lock Detector Threshold Register (LDTR) should be programmed with respect to the maximum expected jitter frequency and amplitude on the selected input references.

The lock status can be monitored through the Reference Change Status Register (RCSR). See Table 35 on page 71 for the bit description of the Reference Change Status Register (RCSR).

### 15.2 Maximum Time Interval Error (MTIE)

Several standards require that the output clock of the DPLL may not move in phase more than a certain amount. In order to meet those standards, a special circuit maintains the phase of the DPLL output clock during reference and mode rearrangements. The total output phase change or Maximum Timing Interval Error (MTIE) during rearrangements is less than 31 ns per rearrangement, exceeding Stratum 4E requirements. After a large number of reference switches, the accumulated phase error can become significant, so it is recommended to use MTIE reset in such situations, to realign outputs to the nearest edge of the selected reference. The MTIE reset can be programmed by setting MTR (bit 7) in the Reference Change Control Register (RCCR), as described in Table 34 on page 69.

### 15.3 Phase Alignment Speed (Phase Slope)

Besides total phase change, standards also require a certain rate of the phase change of the output clock. The phase alignment speed is programmable by the user through a value in the Slew Rate Limit Register (SRLR) as described in Table 33 on page 69. Stratum 4E requires that the phase alignment speed not exceed 81 ns per $1.326 \mathrm{~ms}(61 \mathrm{ppm})$. The width of the register and the limiter circuitry provide a maximum phase change alignment speed of 186 ppm . The phase alignment speed default value is 56 ppm .

### 15.4 Reference Monitoring

The quality of the four input reference clocks is continuously monitored by the reference monitors. There are separate reference monitor circuits for the four DPLL references. References are checked for short phase (single period) deviations as well as for frequency (multi-period) deviations with hysteresis.

The Reference Status Register (RSR) reports the status of the reference monitors. The register bits are described in Table 39 on page 74. The Reference Mask Register (RMR) allows users to ignore the monitoring features of the reference monitors. See Table 40 on page 75 for details.

### 15.5 Single Period Reference Monitoring

Values for short phase deviations (upper and lower limit) are programmable through registers. The unit of the binary values of these numbers is 100 MHz clock period ( 10 ns ). Single period deviation limits are more relaxed than multi period limits, and are used for early detection of the reference loss, or huge phase jumps.

The values for the upper and lower limits are shown in the following table:

| Reference <br> Frequency | Comment |
| :--- | :---: |
| 8 kHz | 10 Ulp-p |
| 1.544 MHz | 0.3 Ulp-p |
| 2.048 MHz | 0.2 Ulp-p |
| 4.096 MHz | 0.2 Ulp-p |
| 8.192 MHz | 0.2 Ulp-p |
| 16.384 MHz | 0.2 Ulp-p |
| 19.44 MHz | 0.2 Ulp-p |

Table 11 - Values for Single Period Limits

### 15.6 Multiple Period Reference Monitoring

To monitor reference failure based on frequency offset, multi period checking is performed. Reference validation time is prescribed by Telcordia GR-1244-CORE and is between 10 and 30 seconds. To meet the criteria for reference validation time, the time base for multi period monitoring has to be big enough. To implement hysteresis, the upper limits are split into near upper and far upper limits and the lower limits are split into near lower and far lower limits. The reference failure is detectable only when the reference passes far limits, but passing is not detected until the reference is within near limits. The zone between near and far limits, called the "grey zone", is required by standards and prevents unnecessary reference switching when the selected reference is close to the boundary of failure.

The monitor makes a decision about reference validity after two consecutive measurements with respect to its time base. The time base for multi-period monitoring is 10 seconds. The time base is defined in the number of reference clock cycles.

The device has two sets of limits the Stratum 4E default limits and the Relaxed Stratum 4E limits (see Table 12 on page 45). The ST4_LIM bit in Table 26, DPLL Control Register (DPLLCR) Bits is used to select between the two sets of limits.

|  | Stratum 4E Default Limits <br> (in 10 ns units) | Relaxed Stratum 4E Limits <br> (in $\mathbf{1 0}$ ns units) |
| :--- | :---: | :---: |
| Far Upper Limit | -82.487 ppm | -250 ppm |
| Near Upper Limit | -64.713 ppm | -240 ppm |
| Nominal Value | 0 ppm |  |
| Near Lower Limit | 64.713 ppm | 240 ppm |
| Far Lower Limit | 82.487 ppm | 250 ppm |

Table 12 - Multi-Period Hysteresis Limits

### 16.0 Microprocessor Port

The device provides access to the internal registers, connection memories and data memories via the microprocessor port. The microprocessor port is capable of supporting both Motorola and Intel non-multiplexed microprocessors. The microprocessor port consists of a 16 -bit parallel data bus (D15-0), 14 bit address bus (A130 ) and six control signals (MOT_INTEL, $\overline{C S}, \overline{D S} \_\overline{R D}, R / \bar{W} \_\overline{W R}, \overline{\mathrm{IRQ}}$ and $\overline{D T A} \_R D Y$ ).

The data memory can only be read from the microprocessor port. For a data memory read operation, D7-0 will be used and D15-8 will output zeros.

For a CM_L read or write operation, all bits (D15-0) of the data bus will be used. For a CM_H write operation, D4 0 of the data bus must be configured and D15-5 are ignored. D15-5 must be driven either high or low. For a CM_H read operation, D4-0 will be used and D15-5 will output zeros.

Refer to Figure 26 on page 94, Figure 27 on page 95, Figure 28 on page 96 and Figure 29 on page 97 for the microprocessor timing.

### 17.0 Device Reset and Initialization

The $\overline{\text { RESET }}$ pin is used to reset the ZL50015. When this pin is low, the following functions are performed:

- synchronously puts the microprocessor port in a reset state
- tristates the STioO-15 outputs
- drives the STOHZO-7 outputs to high
- preloads all internal registers with their default values (refer to the individual registers for default values)
- clears all internal counters


### 17.1 Power-up Sequence

The recommended power-up sequence is for the $\mathrm{V}_{\mathrm{DD}}$ ı supply (normally +3.3 V ) to be established before the power-up of the $\mathrm{V}_{\text {DD_CORE }}$ supply (normally +1.8 V ). The $\mathrm{V}_{\text {DD_CORE }}$ supply may be powered up at the same time as $\mathrm{V}_{\mathrm{DD} \_ı}$, but should not "lead" the $\mathrm{V}_{\mathrm{DD}}$ ıo supply by more than 0.3 V .

### 17.2 Device Initialization on Reset

Upon power up, the ZL50015 should be initialized as follows:

- Set the ODE pin to low to disable the STio0-15 outputs and to drive STOHZO-7 to high
- Set the TRST pin to low to disable the JTAG TAP controller
- Reset the device by pulsing the RESET pin to zero for longer than $1 \mu \mathrm{~s}$
- After releasing the $\overline{\operatorname{RESET}}$ pin from low to high, wait for a certain period of time (see Note below) for the device to stabilize from the power down state before the first microprocessor port access can occur
- Program CKIN1-0 (bit 6-5) in the Control Register (CR) to define the frequency of the CKi and FPi inputs
- Wait at least $500 \mu \mathrm{~s}$ prior to the next microport access (see Note below)
- Use the block programming mode to initialize the connection memory
- Release the ODE pin from low to high after the connection memory is programmed

Note: If an external oscillator is used, the waiting time is $500 \mu \mathrm{~s}$. Without the external oscillator, if CKi is 16.384 MHz , the waiting time is $500 \mu \mathrm{~s}$; if CKi is 8.192 MHz , the waiting time is 1 ms ; if CKi is 4.096 MHz , the waiting time is 2 ms .

### 17.3 Software Reset

In addition to the hardware reset from the RESET pin, the device can also be reset by using software reset. There are two software reset bits in the Software Reset Register (SRR): SRSTDPLL (bit 0 ) is used to reset the DPLL while SRSTSW (bit 1) resets the rest of the switch.

### 18.0 Pseudo random Bit Generation and Error Detection

The ZL50015 has one Bit Error Rate (BER) transmitter and one BER receiver for each pair of input and output streams, resulting in 16 transmitters connected to the output streams and 16 receivers associated with the input streams. Each transmitter can generate a BER sequence with a pattern of $2^{15}-1$ pseudorandom code (ITU O.151). Each transmitter can start at any location on the stream and will last for a minimum of 1 channel to a maximum of 1 frame time ( $125 \mu \mathrm{~s}$ ). The BER receivers and transmitters are enabled by programming the RBEREN (bit 5 ) and TBEREN (bit 4) in the IMS register. In order to save power, the 16 transmitters and/or receivers can be disabled. (This is the default state.)
Multiple connection memory locations can be programmed for BER tests such that the BER patterns can be transmitted for multiple consecutive output channels. If consecutive input channels are not selected, the BER receiver will not compare the bit patterns correctly. The number of output channels which the BER pattern occupies has to be the same as the number of channels defined in the BER Length Register (BRLR) which defines how many BER channels are to be monitored by the BER receiver.

For each input stream, there is a set of registers for the BER test. The registers are as follows:

- BER Receiver Control Register (BRCR) - ST[n]CBER (bit 1) is used to clear the Bit Receiver Error Register (BRER). ST[n]SBER (bit 0) is used to enable the per-stream BER receiver.
- BER Receiver Start Register (BRSR) - ST[n]BRS7-0 (bit 7-0) defines the input channel from which the BER sequence will start to be compared.
- BER Receiver Length Register (BRLR) - ST[n]BL8-0 (bit 8-0) define how many channels the sequence will last. Depending on the data rate being used, the BER test can last for a maximum of 32, 64, 128 or 256 channels at the data rates of $2.048,4.096,8.192$ or 16.384 Mbps , respectively. The minimum length of the BER test is a single channel. The user must take care to program the correct channel length for the BER test so that the channel length does not exceed the total number of channels available in the stream.
- BER Receiver Error Register (BRER) - This read-only register contains the number of counted errors. When the error count reaches 0xFFFF, the BER counter will stop updating so that it will not overflow. ST[n]CBER (bit 1) in the BER Receiver Control Register is used to reset the BRER register.
For normal BER operation, CMM (bit 0) must be 1 in the Connection Memory Low (CM_L). PCC1-0 (bits 2-1) in the Connection Memory Low must be programmed to " 10 " to enable the per-stream based BER transmitters. For each stream, the length (or total number of channels) of BER testing can be as long as one whole frame, but the channels MUST be consecutive. Upon completion of programming the connection memory, the corresponding BER receiver can be started by setting ST[n]SBER (bit 0) in the BRCR to high. There must be at least 2 frames ( $250 \mu \mathrm{~s}$ ) between completion of connection memory programming and starting the BER receiver before the BER receiver can correctly identify BER errors. A 16 bit BER counter is used to count the number of bit errors.


### 19.0 PCM A-law/ $\mu$-law Translation

The ZL50015 provides per-channel code translation to be used to adapt pulse code modulation (PCM) voice or data traffic between networks which use different encoding laws. Code translation is valid in both Connection Mode and Message Mode.

In order to use this feature the Connection Memory High (CM_H) entry for the output channel must be programmed. $\overline{\mathrm{V}} / \mathrm{D}$ (bit 4) defines if the traffic in the channel is voice or data. Setting ICL1-0 (bits 3-2) programs the input coding law and OCL1-0 (bits 1-0) programs the output coding law as shown in Table 13.

The different code options are:

| Input Coding <br> (ICL1- 0) | Output Coding <br> (OCL1 - 0) | Voice Coding <br> $(\bar{V} / \mathbf{D}$ bit = 0) | Data Coding <br> (V/D bit = 1) |
| :---: | :---: | :--- | :--- |
| 00 | 00 | ITU-T G.711 A-law | No code |
| 01 | 01 | ITU-T G.711 $\mu$-law | Alternate Bit Inversion (ABI) |
| 10 | 10 | A-law without Alternate Bit <br> Inversion (ABI) | Inverted Alternate Bit <br> Inversion (ABI) |
| 11 | 11 | $\mu$-law without Magnitude <br> Inversion (MI) | All bits inverted |

Table 13 - Input and Output Voice and Data Coding
For voice coding options, the ITU-T G. 711 A-law and ITU-T G. $711 \mu$-law are the standard rules for encoding. A-law without Alternate Bit Inversion (ABI) is an alternative code that does not invert the even bits (6, 4, 2, 0). $\mu$-law without Magnitude Inversion (MI) is an alternative code that does not perform inversion of magnitude bits ( $6,5,4,3$, 2, 1, 0).

When transferring data code, the option "no code" does not invert the bits. The Alternate Bit Inversion (ABI) option inverts the even bits $(6,4,2,0)$ while the Inverted Alternate Bit Inversion (ABI) inverts the odd bits ( $7,5,3,1$ ). When the "All bits inverted" option is selected, all of the bits ( $7,6,5,4,3,2,1,0$ ) are inverted.

The input channel and output channel encoding law are configured independently. If the output channel coding is set to be different from the input channel, the ZL50015 performs translation between the two standards. If the input and output encoding laws are set to the same standard, no translation occurs. As the $\overline{\mathrm{V}} / \mathrm{D}$ (bit 4) of the Connection Memory High (CM_H) must be set on a per-channel basis, it is not possible to translate between voice and data encoding laws.

### 20.0 Quadrant Frame Programming

By programming the Stream Input Quadrant Frame Registers (SIQFRO-15), users can divide one frame of input data into four quadrant frames and can force the LSB or MSB of every input channel in these quadrants to one or zero for robbed-bit signaling. The four quadrant frames are defined as follows:

| Data Rate | Quadrant 0 | Quadrant 1 | Quadrant 2 | Quadrant 3 |
| :---: | :---: | :---: | :---: | :---: |
| 2.048 Mbps | Channel 0-7 | Channel 8-15 | Channel 16-23 | Channel 24-31 |
| 4.096 Mbps | Channel 0-15 | Channel 16-31 | Channel 32-47 | Channel 48-63 |
| 8.192 Mbps | Channel 0-31 | Channel 32-63 | Channel 64-95 | Channel 96-127 |
| 16.384 Mbps | Channel 0-63 | Channel 64-127 | Channel 128-191 | Channel 192-255 |

Table 14 - Definition of the Four Quadrant Frames
When the quadrant frame control bits, STIN[n]Q3C2-0 (bit 11-9), STIN[n]Q2C2-0 (bit 8-6), STIN[n]Q1C2-0 (bit $5-3$ ) or STIN[n]Q1C2-0 (bit 2-0), are set, the LSB or MSB of every input channel in the quadrant is forced to " 1 " or " 0 " as shown by the following table:

| STIN[n]Q[y]C[2:0] | Action |
| :---: | :--- |
| $0 x x$ | Normal Operation |
| 100 | Replaces LSB of every channel in Quadrant y with '0' |
| 101 | Replaces LSB of every channel in Quadrant y with '1' |
| 110 | Replaces MSB of every channel in Quadrant y with '0' |
| 111 | Replaces MSB of every channel in Quadrant y with '1' |
| Note: $y=0,1,2,3$ |  |

Table 15 - Quadrant Frame Bit Replacement
Note that Quadrant Frame Programming and BER reception cannot be used simultaneously on the same input stream.

### 21.0 JTAG Port

The JTAG test port is implemented to meet the mandatory requirements of the IEEE-1149.1 (JTAG) standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

### 21.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50015 test functions. It consists of three input pins and one output pin as follows:

- Test Clock Input (TCK) - TCK provides the clock for the test logic. TCK does not interfere with any on-chip clock and thus remains independent in the functional mode. TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.
- Test Mode Selection Inputs (TMS) - The TAP Controller uses the logic signals received at the TMS input to control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- Test Data Input (TDi) - Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. The registers are described in a subsequent section. The received input data is sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- Test Data Output (TDo) - Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or test data register are serially shifted out towards TDo. The data from TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state.
- Test Reset (TRST) - Resets the JTAG scan structure. This pin is internally pulled to high when it is not driven from an external source.


### 21.2 Instruction Register

The ZL50015 uses the public instructions defined in the IEEE-1149.1 standard. The JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP Controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during data register scanning.

### 21.3 Test Data Registers

As specified in the IEEE-1149.1 standard, the ZL50015 JTAG interface contains three test data registers:

- The Boundary-Scan Register - The Boundary-Scan register consists of a series of boundary-scan cells arranged to form a scan path around the boundary of the ZL50015 core logic.
- The Bypass Register - The Bypass register is a single stage shift register that provides a one-bit path from TDi to TDo.
- The Device Identification Register - The JTAG device ID for the ZL50015 is 0C36F14B ${ }_{H}$

| Version | $<31: 28>$ | 0000 |
| :--- | :--- | :--- |
| Part Number | $<27: 12>$ | 1100001101101111 |
| Manufacturer ID | $<11: 1>$ | 00010100101 |
| LSB | $<0>$ | 1 |

### 21.4 BSDL

A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE-1149.1 test interface.

### 22.0 Register Address Mapping

| Address A13-A0 | CPU <br> Access | Register Name | Abbreviation | Reset By |
| :---: | :---: | :---: | :---: | :---: |
| $0^{0000}{ }_{H}$ | R/W | Control Register | CR | Switch/Hardware |
| $0^{0001}{ }_{\text {H }}$ | R/W | Internal Mode Selection Register | IMS | Switch/Hardware |
| $0^{0002}{ }_{H}$ | R/W | Software Reset Register | SRR | Hardware Only |
| $0003_{\mathrm{H}}$ | R/W | Output Clock and Frame Pulse Control Register | OCFCR | DPLL/Hardware |
| $0^{0004_{H}}$ | R/W | Output Clock and Frame Pulse Selection Register | OCFSR | DPLL/Hardware |
| $0^{0005}{ }_{\text {H }}$ | R/W | FPo_OFF0 Register | FPOFF0 | DPLL/Hardware |
| $0^{0006}{ }_{H}$ | R/W | FPo_OFF1 Register | FPOFF1 | DPLL/Hardware |
| $0^{0007}{ }_{H}$ | R/W | FPo_OFF2 Register | FPOFF2 | DPLL/Hardware |
| $0010_{H}$ | R Only | Internal Flag Register | IFR | Switch/Hardware |
| $0011{ }_{\text {H }}$ | R Only | BER Error Flag Register 0 | BERFR0 | Switch/Hardware |
| $0013_{\mathrm{H}}$ | R Only | BER Receiver Lock Register 0 | BERLR0 | Switch/Hardware |
| $0040_{H}$ | R/W | DPLL Control Register | DPLLCR | DPLL/Hardware |
| $0041_{\mathrm{H}}$ | R/W | Reference Frequency Register | RFR | DPLL/Hardware |
| $0042_{H}$ | R/W | Centre Frequency Register - Lower 16 Bits | CFRL | DPLL/Hardware |
| $0043_{\mathrm{H}}$ | R/W | Centre Frequency Register - Upper 10 Bits | CFRU | DPLL/Hardware |
| $0045_{\mathrm{H}}$ | R Only | Frequency Offset Register | FOR | DPLL/Hardware |
| $0047_{\mathrm{H}}$ | R/W | Lock Detector Threshold Register | LDTR | DPLL/Hardware |
| $0048_{\mathrm{H}}$ | R/W | Lock Detector Interval Register | LDIR | DPLL/Hardware |
| $0049_{\mathrm{H}}$ | R/W | Slew Rate Limit Register | SRLR | DPLL/Hardware |
| $004 \mathrm{~B}_{\mathrm{H}}$ | R/W | Reference Change Control Register | RCCR | DPLL/Hardware |
| $004 \mathrm{C}_{\mathrm{H}}$ | R Only | Reference Change Status Register | RCSR | DPLL/Hardware |
| $0066_{H}$ | R Only | Interrupt Register | IR | DPLL/Hardware |
| $0067{ }_{H}$ | R/W | Interrupt Mask Register | IMR | DPLL/Hardware |
| $0068{ }_{H}$ | R/W | Interrupt Clear Register | ICR | DPLL/Hardware |
| $0^{0069}{ }_{\text {H }}$ | R Only | Reference Failure Status Register | RSR | DPLL/Hardware |
| $006 \mathrm{~A}_{\mathrm{H}}$ | R/W | Reference Mask Register | RMR | DPLL/Hardware |
| $006 \mathrm{~B}_{\mathrm{H}}$ | R Only | Reference Frequency Status Register | RFSR | DPLL/Hardware |
| $006 \mathrm{C}_{\mathrm{H}}$ | R/W | Output Jitter Control Register | OJCR | DPLL/Hardware |
| $\begin{aligned} & \hline 0100_{\mathrm{H}}- \\ & 010 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R/W | Stream Input Control Registers 0-15 | SICRO-15 | Switch/Hardware |

Table 16 - Address Map for Registers (A13 = 0)

| Address A13-A0 | CPU <br> Access | Register Name | Abbreviation | Reset By |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0120_{\mathrm{H}}- \\ & 012 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R/W | Stream Input Quadrant Frame Registers 0-15 | SIQFR0-15 | Switch/Hardware |
| $\begin{aligned} & \mathrm{o}^{0200_{\mathrm{H}}} \\ & 020 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R/W | Stream Output Control Registers 0-15 | SOCR0-15 | Switch/Hardware |
| $\begin{aligned} & 0300_{\mathrm{H}}^{--} \\ & 030 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R/W | BER Receiver Start Registers 0-15 | BRSR0-15 | Switch/Hardware |
| $\begin{aligned} & 0320_{\mathrm{H}}- \\ & 0_{02} \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R/W | BER Receiver Length Registers 0-15 | BRLR0-15 | Switch/Hardware |
| $\begin{aligned} & 0340_{\mathrm{H}}- \\ & 034 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R/W | BER Receiver Control Registers 0-15 | BRCR0-15 | Switch/Hardware |
| $\begin{aligned} & 0360_{\mathrm{H}}- \\ & 036 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R Only | BER Receiver Error Registers 0-15 | BRER0-15 | Switch/Hardware |

Table 16 - Address Map for Registers (A13 = 0) (continued)

### 23.0 Detailed Register Description

| External Read/Write Address: $0000_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 1413 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 SLV <br> DPLLĖN  | OPM | OPM | $\underset{\text { CKi }}{\text { LP }}$ | FPIN POS | CKINP | FPINP | $\underset{1}{\text { CKIN }}$ | CKIN | $\begin{gathered} \hline \text { VAR } \\ \text { EN } \end{gathered}$ | MBPE | OSB | MS1 | MSO |
| Bit | Name | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-14 | Unused | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 | $\begin{aligned} & \text { SLV } \\ & \text { DPLEEN } \end{aligned}$ | DPLL Enable in Slave Mode (ignored in Master Mode) <br> When this bit is low, DPLL is disabled in Slave mode. <br> When this bit is high and OSC_EN = 1, the DPLL is enabled in Slave mode. <br> When SLV DPLLEN is set in Slave mode, CKo[3:0] and FPo[3:0] are generated from CKi and $\mathrm{FP} \overline{\mathrm{P}}_{\text {. }} \mathrm{CKo}[5: 4]$ and $\mathrm{FPo}[5]$ are locked to the selected input reference (one of REF[3:0]). In this mode of operation, the DPLL retains its functionality, including the generation of the REF_FAIL[3:0] output signals. See Table 7, "ZL50015 Operating Modes" on page 37 for more details. |  |  |  |  |  |  |  |  |  |  |  |  |
| 12-11 | OPM1-0 | Operation Mode. <br> These bits are used to set the device in Master/Slave operation. Refer to Table 7, "ZL50015 Operating Modes" on page 37 for more details. |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 | CKi_LP | CKi and FPi Loopback (Ignored in Slave mode) <br> When this bit is low, CKi and FPi are used as input pins. <br> When this bit is high, CKi and FPi are internally looped back from CKo2 (16.384 MHz) and FPo2 respectively, and CKi pin and FPi pin should be tied low or high externally; CKIN1 - 0 (bits $6-5$ ) of this register should be programmed to be 00. See Table 7, "ZL50015 Operating Modes" on page 37 for more details. |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | FPINPOS | Input Frame Pulse (FPi) Position <br> When this bit is low, FPi straddles frame boundary (as defined by ST-BUS). <br> When this bit is high, FPi starts from frame boundary (as defined by GCI-Bus) |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 | CKINP | Clock Input (CKi) Polarity <br> When this bit is low, the CKi falling edge aligns with the frame boundary. When this bit is high, the CKi rising edge aligns with the frame boundary. |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 | FPINP | Frame Pulse Input (FPi) Polarity <br> When this bit is low, the input frame pulse FPi has the negative frame pulse format. When this bit is high, the input frame pulse FPi has the positive frame pulse format. |  |  |  |  |  |  |  |  |  |  |  |  |

Table 17 - Control Register (CR) Bits


Table 17 - Control Register (CR) Bits (continued)


Table 17 - Control Register (CR) Bits (continued)

External Read/Write Address: $0001_{\mathrm{H}}$
Reset Value: $0000_{\mathrm{H}}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { STIO_ } \\ & \text { PD_EN } \end{aligned}$ | 0 | BDL | RBER EN | TBER EN | $\begin{gathered} \hline \text { BPD } \\ 2 \end{gathered}$ | $\begin{gathered} \hline \text { BPD } \\ 1 \end{gathered}$ | $\begin{gathered} \hline \text { BPD } \\ 0 \end{gathered}$ | MBPS |


| Bit | Name | Description |
| :---: | :---: | :---: |
| 15-9 | Unused | Reserved. In normal functional mode, these bits MUST be set to zero. |
| 8 | $\underset{E N}{S T I O}$ | STio Pull-down Enable <br> When this bit is low, the pull-down resistors on all STio pads will be disabled. When this bit is high, the pull-down resistors on all STio pads will be enabled. |
| 7 | Unused | Reserved. In normal functional mode, these bits MUST be set to zero. Used in this bi-directional mode. |
| 6 | BDL | Bi-directional Control for Streams 0-15 |
|  |  | BDL $\quad$ STio0-15 Operation |
|  |  | 0 normal operation: <br>  STi0-15 are inputs <br>  STio0-15 are outputs |
|  |  | 1 bi-directional operation: STi0-15 tied low internally STio0-15 are bi-directional |
| 5 | RBEREN | PRBS Receiver Enable <br> When this bit is low, all the BER receivers are disabled. To enable any BER receivers, this bit MUST be high. |
| 4 | TBEREN | PRBS Transmitter Enable <br> When this bit is low, all the BER transmitters are disabled. To enable any BER transmitters, this bit MUST be high. |
| 3-1 | BPD2-0 | Block Programming Data <br> These bits refer to the value to be loaded into the connection memory, whenever the memory block programming feature is activated. After the MBPE bit in the Control Register is set to high and the MBPS bit in this register is set to high, the contents of the bits BPD2-0 are loaded into bits 2-0 of the Connection Memory Low. Bits 15-3 of the Connection Memory Low and bits 15-0 of Connection Memory High are zeroed. |

Table 18 - Internal Mode Selection Register (IMS) Bits

External Read/Write Address: $0001_{\mathrm{H}}$
Reset Value: $0000_{\mathrm{H}}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { STIO } \\ & \text { PD_EN } \end{aligned}$ | 0 | BDL | $\begin{gathered} \text { RBER } \\ \text { EN } \end{gathered}$ | TBER EN | $\begin{gathered} \hline \text { BPD } \\ 2 \end{gathered}$ | $\begin{gathered} \hline \text { BPD } \\ 1 \end{gathered}$ | $\begin{gathered} \hline \mathrm{BPD} \\ 0 \end{gathered}$ | MBPS |


| Bit | Name | Description |
| :---: | :---: | :--- |
| 0 | MBPS | Memory Block Programming Start: <br> A zero to one transition of this bit starts the memory block programming function. The <br> MBPS and BPD2 - 0 bits in this register must be defined in the same write operation. <br> Once the MBPE bit in the Control Register is set to high, the device requires two <br> frames to complete the block programming. After the programming function has fin- <br> ished, the MBPS bit returns to low, indicating the operation is completed. When MBPS <br> is high, MBPS or MBPE can be set to low to abort the programming operation. <br> Whenever the microprocessor writes a one to the MBPS bit, the block programming <br> function is started. As long as this bit is high, the user must maintain the same logical <br> value to the other bits in this register to avoid any change in the device setting. |

Table 18 - Internal Mode Selection Register (IMS) Bits (continued)

| External Read/Write Address: $0002_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 1413 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | $0{ }^{0} 50$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SRST SW | SRST DPLL |
| Bit | Name | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-2 | Unused | Reserved <br> In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | SRSTSW | Software Reset Bit for Switch <br> When this bit is low, data switching blocks are in normal operation. When this bit is high, data switching blocks are in software reset state. Refer to Table 16, "Address Map for Registers (A13 = 0)" on page 51 for details regarding which registers are affected. |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | SRSTDPLL | Software Reset Bit for DPLL <br> When this bit is low, the DPLL block is in normal operation. When this bit is high, the DPLL block is in software reset state. Refer to Table 16, "Address Map for Registers (A13 = 0)" on page 51 for details regarding which registers are affected. |  |  |  |  |  |  |  |  |  |  |  |  |

Table 19 - Software Reset Register (SRR) Bits

External Read/Write Address: $0003_{\mathrm{H}}$
Reset Value: 0000 H

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { FPOF2 } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \text { FPOF1 } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \hline \text { FPOFO } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \text { CKO5 } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \mathrm{CKO} 4 \\ \mathrm{EN} \end{gathered}$ | $\begin{gathered} \text { CKO } \\ \text { FPO3 } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \text { CKO } \\ \text { FPO2 } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \text { CKO } \\ \text { FPO1 } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \text { CKO } \\ \text { FPOO } \\ \text { EN } \end{gathered}$ |


| Bit | Name | Description |
| :---: | :---: | :--- |\(\left|\begin{array}{c|c|l|}\hline 15-9 \& Unused \& \begin{array}{l}Reserved <br>

In normal functional mode, these bits MUST be set to zero.\end{array} <br>
\hline 8 \& FPOF2EN \& $$
\begin{array}{l}\text { FPo_OFF2/FPo5 Enable } \\
\text { When this bit is high, output frame pulse FPO_OFF2/FPo5 is enabled. } \\
\text { When this bit is low, output frame pulse FPo_OFF2/FPo5 is in high impedance state. }\end{array}
$$ <br>
\hline 7 \& FPOF1EN \& $$
\begin{array}{l}\text { FPo_OFF1 Enable } \\
\text { When this bit is high, output frame pulse FPo_OFF1 is enabled. } \\
\text { When this bit is low, output frame pulse FPo_OFF1 is in high impedance state. }\end{array}
$$ <br>
\hline 6 \& FPOF0EN \& $$
\begin{array}{l}\text { FPo_OFF0 Enable } \\
\text { When this bit is high, output frame pulse FPo_OFFO is enabled. } \\
\text { When this bit is low, output frame pulse FPo_OFFO is in high impedance state. }\end{array}
$$ <br>
\hline 5 \& CKO5EN \& $$
\begin{array}{l}\text { CKo5 Enable } \\
\text { When this bit is high, output clock CKo5 is enabled. } \\
\text { When this bit is low, output clock CKo5 is is high impedance state. } \\
\text { CKo5 is available in Master mode or in Slave mode with SLV_DPLLEN set. }\end{array}
$$ <br>
\hline 4 \& CKO4EN \& $$
\begin{array}{l}\text { CKo4 Enable } \\
\text { When this bit is high, output clock CKo4 is enabled. }\end{array}
$$ <br>
$$
\begin{array}{l}\text { When this bit is low, output clock CKo4 is in high impedance state. } \\
\text { CKo4 is available in Master mode or in Slave mode with SLV_DPLLEN set. }\end{array}
$$ <br>
\hline 3 \& CKOFPO3 <br>
EN \& $$
\begin{array}{l}\text { CKo3 and FPo3 Enable } \\
\text { When this bit is high, output clock CKo3 and output frame pulse FPo3 are enabled. } \\
\text { When this bit is low, CKo3 and FPo3 are in high impedance state. }\end{array}
$$ <br>
\hline 2 \& CKOFPO2 <br>
EN\end{array} $$
\begin{array}{l}\text { CKo2 and FPo2 Enable } \\
\text { When this bit is high, output clock CKo2 and output frame pulse FPo2 are enabled. } \\
\text { When this bit is low, CKo2 and FPo2 are in high impedance state. }\end{array}
$$\right|\)

Table 20-Output Clock and Frame Pulse Control Register (OCFCR) Bits


Table 21 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits


Table 21 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits (continued)

| External Read/Write Address: $0005_{\mathrm{H}}-{0007_{\mathrm{H}}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 13 |  | 11 |  | 9 |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 |  | 0 | 0 | 0 | FP19 <br> EN | $\begin{gathered} \hline \text { FOF[n] } \\ \text { OFF7 } \end{gathered}$ |  | $\begin{aligned} & \hline \text { FOF[n] } \\ & \text { OFF6 } \end{aligned}$ | FOF[n] OFF5 | $\begin{aligned} & \hline \text { FOF[n] } \\ & \text { OFF4 } \end{aligned}$ | $\begin{aligned} & \hline \text { FOF[n] } \\ & \text { OFF3 } \end{aligned}$ | $\begin{aligned} & \hline \text { FOF[n] } \\ & \text { OFF2 } \end{aligned}$ | $\begin{aligned} & \hline \text { FOF[n] } \\ & \text { OFF1 } \end{aligned}$ | $\begin{aligned} & \hline \text { FOF[n] } \\ & \text { OFFO } \end{aligned}$ | $\begin{gathered} \text { FOF[n] } \\ \mathrm{C} 1 \end{gathered}$ | $\mathrm{FOF}[\mathrm{n}]$ <br> C 0 |
| Bit | Name |  |  |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 15-11 | Unused |  |  |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |
| 10 | FP19EN |  |  |  | 19.44 MHz Frame Pulse Output Enable. (For FPo_OFF2 only) <br> This bit is a reserved bit for FPo_OFFO and FPo_OFF1, and MUST be set to zero. <br> When this bit is high, FPo_OFF2 is negative frame pulse output corresponding to 19.44 MHz without channel offset. <br> When this bit is low, FPo_OFF2 is output frame pulse with channel offset. |  |  |  |  |  |  |  |  |  |  |  |
| 9-2 | FOF[n]OFF7-0 |  |  |  | FPo_OFF[n] Channel Offset <br> The binary value of these bits refers to the channel offset from original frame boundary. Permitted channel offset values depend on bits 1-0 of this register. |  |  |  |  |  |  |  |  |  |  |  |
| 1-0 | FOF[n]C1-0 |  |  |  | FPo_OFF[n] Control bits |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | $\underset{1-0}{\mathrm{FOF}[n] C}$ | Data Rate (Mbps) |  |  | FPo_OFF[n] Pulse Cycle Width |  |  | FOF[n]OFF7 - 0 Permitted Channel Offset |  | Polarity Control |  | Position Control |
|  |  |  |  |  | 00 | 2.048 |  |  | one 4.096 MHz clock |  |  | 0-31 |  | FPOOP |  | FPOOPOS |
|  |  |  |  |  | 01 | 4.096 |  |  | one 8.192 MHz clock |  |  | 0-63 |  | FPO1P |  | FPO1POS |
|  |  |  |  |  | 10 | 8.192 |  |  | one 16.384 MHz clock |  |  | 0-127 |  | FPO2P |  | FPO2POS |
|  |  |  |  |  | 11 |  |  | . 384 | one 16.384 MHz clock |  |  | 0-255 |  | FPO2P |  | FPO2POS |
| Note: [ n ] denotes output offset frame pulse from 0 to 2. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 22 - FPo_OFF[n] Register (FPo_OFF[n]) Bits

| External Read Address: $0^{0010_{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OUT ERR | $\underset{\text { ERR }}{\text { IN }}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-2 | Unused |  |  | Reserved <br> In normal functional mode, these bits are zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | OUTERR |  |  | Output Error (Read Only) <br> This bit is set high when the total number of output channels is programmed to be more than the maximum capacity of 1024, in which case the output channels beyond the maximum capacity should be disabled. <br> This bit will be cleared automatically after programming is corrected. |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | INERR |  |  | Input Error (Read Only) <br> This bit is set high when the total number of input channels is programmed to be more than the maximum capacity of 1024 , in which case the input channels beyond the maximum capacity should be disabled. This bit will be cleared automatically after programming is corrected. |  |  |  |  |  |  |  |  |  |  |  |  |

Table 23 - Internal Flag Register (IFR) Bits - Read Only


Table 24 - BER Error Flag Register 0 (BERFRO) Bits - Read Only

| External Read Address: $00013_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BER L15 | $\begin{gathered} \hline \text { BER } \\ \text { L14 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { L13 } \end{gathered}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { L12 } \end{aligned}$ | $\begin{gathered} \mathrm{BER} \\ \mathrm{~L} 11 \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { L10 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { L9 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { L8 } \end{gathered}$ | $\begin{gathered} \mathrm{BER} \\ \mathrm{L7} \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { L6 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { L5 } \end{gathered}$ | $\begin{gathered} \mathrm{BER} \\ \mathrm{L4} \end{gathered}$ | $\begin{gathered} \mathrm{BER} \\ \mathrm{~L} 3 \end{gathered}$ | $\begin{gathered} \mathrm{BER} \\ \mathrm{~L} 2 \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { L1 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { L0 } \end{gathered}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-0 | BERL[ n ] |  | BER Receiver Lock[n] <br> If $B E R L[n]$ is high, it indicates that BER Receiver of $S T i[n]$ is locked. If BERL[ $n$ ] is low, it indicates that BER Receiver of STi[ $n$ ] is not locked. |  |  |  |  |  |  |  |  |  |  |  |  |
| Note: [ n ] denotes input stream from 0-15. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 25 - BER Receiver Lock Register 0 (BERLRO) Bits - Read Only


Table 26 - DPLL Control Register (DPLLCR) Bits

| External Read/Write Address: $0041_{\mathrm{H}}$ Reset Value: 0000 H |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 413 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | R3F2 | R3F1 | R3F0 | R2F2 | R2F1 | R2F0 | R1F2 | R1F1 | R1F0 | R0F2 | R0F1 | RoFO |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-12 | Unused |  | Reserved <br> In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 11-9 | R3F2-0 |  | Reference 3 Frequency Bits <br> When the RFRE bit of the DPLLCR register is high, these bits are used to select the REF3 input frequency. When the RFRE bit is low, these bits are ignored. |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | R3F2 | R3F1 |  | F0 | REF 3 Input Frequency |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 0 |  | 0 | 8 kHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 0 |  | 1 | 1.544 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 1 |  | 0 | 2.048 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 1 |  | 1 | 4.096 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 0 |  | 0 | 8.192 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 0 |  | 1 | 16.384 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 1 |  | 0 | 19.44 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 1 |  | 1 | Reserved |  |  |  |  |  |
| 8-6 | R2F2-0 |  | Reference 2 Frequency Bits: When the RFRE bit of the DPLLCR register is high, these bits are used to select the REF2 input frequency. When the RFRE bit is low, these bits are ignored. |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | R2F2 | R2F1 |  | F0 | REF 2 Input Frequency |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 0 |  | 0 | 8 kHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 0 |  | 1 | 1.544 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 1 |  | 0 | 2.048 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 1 |  | 1 | 4.096 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 0 |  | 0 | 8.192 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 0 |  | 1 | 16.384 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 1 |  | 0 | 19.44 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 1 |  | 1 | Reserved |  |  |  |  |  |

Table 27 - Reference Frequency Register (RFR) Bits


Table 27 - Reference Frequency Register (RFR) Bits (continued)

| External Read/Write Address: $0042_{\mathrm{H}}$ Reset Value: ${ }^{16 B 1}{ }_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\begin{gathered} \hline \text { CFN } \\ 15 \end{gathered}$ | $\begin{gathered} \hline \text { CFN } \\ 14 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 13 \end{gathered}$ | CFN 12 | $\begin{gathered} \text { CFN } \\ 11 \end{gathered}$ | $\begin{gathered} \hline \text { CFN } \\ 10 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 9 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 8 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 7 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 6 \end{gathered}$ | $\begin{gathered} \mathrm{CFN} \\ 5 \end{gathered}$ | ${ }_{4}^{\text {CFN }}$ | ${ }_{\text {CFN }}$ | $\begin{gathered} \hline \text { CFN } \\ 2 \end{gathered}$ | CFN 1 | CFN 0 |
| Bit | Name |  | cript |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-0 | CFN15-0 |  | Ce <br> and foll <br> wh clo que <br> Th cry e.g of <br> Th | Fr e ing f <br> , fou For y of <br> gist I) fre mas 0004 <br> efau | uenc <br> U reg ula: <br> is des en 536 <br> CFN <br> cont ency <br> clo <br> Hz ), <br> $\mathrm{N}=$ <br> alue | Num ter <br> O ster Hz, <br> 26 <br> s sh <br> fset <br> freq <br> e CF <br> 6 <br> this |  | ) Lo <br> the <br> fout <br> er fre uenc has th <br> $\mathrm{Hz}=$ <br> hang <br> d. <br> ff by be p $\frac{z}{z}=$ | 16 <br> tput <br> $\frac{\text { CFN }}{2^{26}}$ <br> uenc <br> of 10 <br> valu <br> 26 <br> only <br> 0 pp gram <br> $\times 0$ <br> NOT | its: <br> nter <br> fmCL <br> while <br> MHz <br> f: <br> 5536 <br> com <br> (10 <br> ed to <br> 5346 <br> be | to <br> que <br> CLK <br> nd <br> 439 <br> nsa <br> 2 <br> e: <br> = <br> nge | bina nu <br> freq red <br> 65 <br> for <br> -> <br> 958 <br> n | value er <br> су put <br> F 16 <br> ut <br> mes <br> 29 F <br> ther | the <br> ordi <br> DL <br> ter <br> llato <br> ultip <br> H <br> cum | bits <br> to th <br> ast <br> or <br> c2 <br> nce |

Table 28 - Centre Frequency Register - Lower 16 Bits (CFRL)

| External Read/Write Address: $0043_{\mathrm{H}}$ Reset Value: 029F ${ }_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 2 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { CFN } \\ 25 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 24 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 23 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 22 \end{gathered}$ | $\begin{gathered} \hline \text { CFN } \\ 21 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 20 \end{gathered}$ | $\begin{gathered} \hline \text { CFN } \\ 19 \end{gathered}$ | $\begin{gathered} \hline \text { CFN } \\ 18 \end{gathered}$ | $\begin{gathered} \hline \text { CFN } \\ 17 \end{gathered}$ | $\begin{gathered} \hline \text { CFN } \\ 16 \end{gathered}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-10 | Unused |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9-0 | CFN25-16 |  | Center Frequency Number (CFN) Upper 10 Bits: The total binary value of these bits and the CFRL register bits represents the center frequency number (CFN) explained under CFRL register bits explanation. <br> The default value of this register should be changed only if compensation for input oscillator (or crystal) frequency offset is required, and SHOULD NOT be changed in any other circumstances. |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 29 - Centre Frequency Register - Upper 10 Bits (CFRU)

| External Read Only Address: $0045_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | ${ }_{14}{ }^{\text {FOF }}$ | ${ }_{\text {FOF }}^{13}$ | $\begin{aligned} & \text { FOF } \\ & 12 \end{aligned}$ | ${ }_{11}{ }_{11}$ | FOF 10 | ${ }_{9}^{\text {FOF }}$ | FOF 8 | $\stackrel{\text { FOF }}{7}$ | $\underset{6}{\text { FOF }}$ | $\stackrel{\text { FOF }}{5}$ | ${ }_{4}^{\text {FOF }}$ | ${ }_{3}{ }_{3}$ | $\underset{2}{\text { FOF }}$ | $\underset{1}{\text { FOF }}$ | FOF |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 | Unused |  | Reserved. In normal functional mode, this bit is zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 14-0 | FOF14-0 |  | Frequency Offset Bits: The binary value of these bits represents the current deviation of the DPLL output from its center frequency. Defined in same units as CFN in the 2's complement format. |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 1: Output frequency offset, relative to master clock, will be represented as the following: <br> +10 ppm: CFN $\times 0.00001=440=018^{8}$ <br> $-10 \mathrm{ppm}:$ CFN $\times(-0.00001)=-440=7 E 48_{\mathrm{H}}$ | Output frequency offset, relative to master clock, will be represented as the following: <br> $+10 \mathrm{ppm}:$ CFN $\times 0.00001=440=01 \mathrm{~B} 8_{\mathrm{H}}$ <br> -10 ppm: CFN x $(-0.00001)=-440=7$ E48 ${ }_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 30 - Frequency Offset Register (FOR) Bits - Read Only

| External Read/Write Address: $0047_{\mathrm{H}}$ Reset Value: $000 \mathrm{~F}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LDT 15 | LDT 14 | LDT 13 | LDT 12 | LDT 11 | LDT 10 | LDT 9 | LDT 8 | LDT 7 | LDT 6 | LDT 5 | LDT 4 | LDT 3 | LDT 2 | LDT 1 | LDT 0 |
| Bit |  | me |  |  |  |  |  |  | scrip |  |  |  |  |  |  |
| 15-0 | LD | 5-0 | Loc <br> The pha Wh defi Whe the | Dete <br> inary <br> dete <br> the <br> d by <br> the <br> IR r | Thr <br> value <br> or ou <br> ue of <br> LD <br> ue of <br> ister | hold <br> the ut fo he ab regi he ab vided | ts <br> bits <br> ck <br> lute <br> r, th <br> lute <br> 256 |  | he <br> less <br> cks. <br> great <br> L do | er li <br> than <br> not | of <br> qual <br> DT f ck. | ab <br> LDT <br> duratior | ute <br> dur <br> of | ase <br> on o <br> defi |  |
| Note: LDT should be calculated as per the maximum expected amplitude of jitter on the active input reference using the following formula:$\text { LDT }=\frac{\text { MAX_EXP JITTER (ns) }}{15.2(\mathrm{~ns})} \times 2$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Example: If maximum expected jitter amplitude on 2.048 MHz reference is 10 UI (i.e., $10 \times 488.2 \mathrm{~ns}=4882 \mathrm{~ns}$ ) (assuming the jitter frequency where DPLL attenuation is big), the LDT should be programmed to be (4882/15.2) $\mathrm{x} 2=642=0282_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 31 - Lock Detector Threshold Register (LDTR) Bits

| External Read/Write Address: $0048_{H}$ Reset Value: $2 \mathrm{C} 00_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LDI 15 | LDI 14 | LDI 13 | LDI 12 | $\begin{aligned} & \text { LDI } \\ & 11 \end{aligned}$ | LDI 10 | LDI 9 | $\begin{gathered} \text { LDI } \\ 8 \end{gathered}$ | $\begin{gathered} \text { LDI } \\ 7 \end{gathered}$ | LDI 6 | LDI 5 | LDI 4 | LDI 3 | LDI 2 | LDI 1 | LDI 0 |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-0 | LDI15-0 |  | Lock Detector Interval Bits <br> The binary value of these bits defines the time interval that the output phase detector must be below the lock detect threshold to declare lock. Unsigned representation of the LDI bits is defined in 4 ms intervals. |  |  |  |  |  |  |  |  |  |  |  |  |

Table 32 - Lock Detector Interval Register (LDIR) Bits

| External Read/Write Address: $0049_{\mathrm{H}}$ Reset Value: $099 \mathrm{~F}_{\mathrm{H}}$ (see Note) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | $\begin{gathered} \hline \text { SRL } \\ 12 \end{gathered}$ | $\begin{gathered} \hline \text { SRL } \\ 11 \end{gathered}$ | $\begin{gathered} \hline \text { SRL } \\ 10 \end{gathered}$ | $\begin{gathered} \hline \text { SRL } \\ 9 \end{gathered}$ | $\begin{aligned} & \text { SRL } \\ & 8 \end{aligned}$ | $\begin{aligned} & \text { SRL } \\ & 7 \end{aligned}$ | $\begin{gathered} \text { SRL } \\ 6 \end{gathered}$ | $\begin{gathered} \hline \text { SRL } \\ 5 \end{gathered}$ | $\begin{gathered} \mathrm{SRL} \\ 4 \end{gathered}$ | $\begin{gathered} \mathrm{SRL} \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{SRL} \\ 2 \end{gathered}$ | $\begin{gathered} \mathrm{SRL} \\ 1 \end{gathered}$ | SRL 0 |
| Bit |  |  |  |  |  |  |  |  | scrip |  |  |  |  |  |  |
| 15-13 |  | sed | $\begin{aligned} & \text { Res } \\ & \text { In n } \end{aligned}$ | ved <br> mal | ction | mod | thes | bits | IST | set t | ero. |  |  |  |  |
| 12-0 | SRL | - 0 | Slew <br> The slop feed | Rate nary wh ack | mit <br> alue <br> the <br> k. |  | bits pre sam |  | maxir renc CFN |  |  |  | hase fer | ang |  |
| Note: The default value is $\pm 56 \mathrm{ppm}$ ('h099F/CFN $=56 \mathrm{ppm}$ ). |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 33 - Slew Rate Limit Register (SRLR) Bits

External Read/Write Address: $004 \mathrm{~B}_{\mathrm{H}}$
Reset Value: $0000_{H}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MTR | $\begin{gathered} \hline \text { PRS } \\ 1 \end{gathered}$ | $\begin{gathered} \hline \text { PRS } \\ 0 \end{gathered}$ | $\begin{gathered} \hline \text { PMS } \\ 2 \end{gathered}$ | $\begin{gathered} \hline \text { PMS } \\ 1 \end{gathered}$ | $\begin{gathered} \hline \text { PMS } \\ 0 \end{gathered}$ | $\begin{gathered} \hline \text { FDM } \\ 1 \end{gathered}$ | $\begin{gathered} \hline \text { FDM } \\ 0 \end{gathered}$ |


| Bit | Name | Description |
| :---: | :---: | :--- |
| $15-8$ | Unused | Reserved <br> In normal functional mode, these bits MUST be set to zero. |
| 7 | MTR | MTIE Reset <br> When this bit is low, the MTIE circuit applies a phase offset between the reference input <br> clock and the DPLL output clock and the phase offset value is maintained. When this bit <br> is high, MTIE circuit is in its reset state and the phase offset value is reset to zero, <br> causing alignment of the DPLL output clocks to nearest edge of the selected input <br> reference. |

Table 34 -Reference Change Control Register (RCCR) Bits


Table 34 - Reference Change Control Register (RCCR) Bits (continued)


Table 35 - Reference Change Status Register (RCSR) Bits - Read Only

External Read Only Address: $004 \mathrm{C}_{\mathrm{H}}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | SLM | LST | RFR2 | RFR1 | RFRO | RES1 | RESO | DPM1 | DPM0 |


| Bit | Name |  |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1-0 | DPM1-0 | DPLL Timing Mode Status Bits: These bits indicate the DPLL's timing mode status. |  |  |
|  |  | DPM1 | DPM0 | DPLL Timing Mode State |
|  |  | 0 | 0 | MTIE |
|  |  | 0 | 1 | Normal |
|  |  | 1 | 0 | Holdover |
|  |  | 1 | 1 | Freerun |

Table 35-Reference Change Status Register (RCSR) Bits - Read Only (continued)

| External Read Only Address: $0066_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LCI | RCl | HOI | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bit |  | Name | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-4 |  | Unused | Reserved <br> In normal functional mode, these bits is zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  | LCI | Lock Change Interrupt Bit <br> If the device sets this bit to high, the device lock status has changed. |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  | RCI | Reference Change Interrupt Bit <br> If the device sets this bit to high, the selected reference has changed. |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 |  | HOI | Holdover Interrupt Bit <br> If the device sets this bit to high, the device has entered or recovered from the holdover/MTIE mode. |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 |  | Unused |  | Reserved <br> In normal functional mode, this bit is zero. |  |  |  |  |  |  |  |  |  |  |  |
| Note 1: If any of these bits are set, the interrupt output will become active unless the Interrupt Mask Register (IMR) has a high value for that particular bit. <br> Note 2: Any of these bits can be cleared by setting the appropriate bit in the Interrupt Clear Register. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 36 - Interrupt Register (IR) Bits - Read Only

| External Read/Write Address: $0067_{H}$ Reset Value: $000 \mathrm{~F}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LIM | RIM | H | 1 |
| Bit | Name | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-4 | Unused | Reserved <br> In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 | LIM | Lock Interrupt Mask Bit <br> When this bit is high, it masks the lock status change interrupt. |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 | RIM | Reference Change Interrupt Mask Bit <br> When this bit is high, it masks the reference change interrupt. |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | HIM | Holdover Interrupt Mask Bit <br> When this bit is high, it masks the holdover entry/exit interrupt. |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | Unused | Reserved <br> In normal functional mode, this bit MUST be set to one. |  |  |  |  |  |  |  |  |  |  |  |  |

Table 37 - Interrupt Mask Register (IMR) Bits


Table 38 - Interrupt Clear Register (ICR) Bits

| External Read Only Address: 0069 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 1413 |  | $12 \quad 11$ |  | 109 |  | 8 | $7 \quad 6$ |  | 5 | 4 | 2 | 2 | 10 |  |
| R3 | ${ }^{\text {R }}$ | R3 | R3 | R2 | R2 | R2 | R2 | R1 | $\mathrm{R}^{1}$ | R1 | R1 | R0 | R0 | R0 | R0 |
| FML | FMU | FL |  |  | FMU |  |  |  | FMU | FL | FU |  |  | FL |  |
| Bit |  | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 15 |  | R3FML | Reference 3 Multi-period Lower Limit Fail Bit <br> f the device sets this bit to high, the input REF3 fails the multi-period lower limit check. (See Table 12, "Multi-Period Hysteresis Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 14 |  | R3FMU | Reference 3 Multi-period Upper Limit Fail Bit <br> If the device sets this bit to high, the input REF3 fails the multi-period upper limit check. (See Table 12, "Multi-Period Hysteresis Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 |  | R3FL | Reference 3 Single Period Lower Limit Fail Bit <br> If the device sets this bit to high, the input REF3 fails the single-period lower limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 12 |  | R3FU | Reference 3 Single Period Upper Limit Fail Bit <br> If the device sets this bit to high, the input REF3 fails the single-period upper limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 11 |  | R2FML | Reference 2 Multi-period Lower Limit Fail Bit <br> If the device sets this bit to high, the input REF2 fails the multi-period lower limit check. (See Table 12, "Multi-Period Hysteresis Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 |  | R2FMU |  | Reference 2 Multi-period Upper Limit Fail Bit <br> If the device sets this bit to high, the input REF2 fails the multi-period upper limit check. (See Table 12, "Multi-Period Hysteresis Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |
| 9 |  | R2FL |  | Reference 2 Single Period Lower Limit Fail Bit <br> If the device sets this bit to high, the input REF2 fails the single-period lower limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |
| 8 |  | R2FU | Reference 2 Single Period Upper Limit Fail Bit <br> If the device sets this bit to high, the input REF2 fails the single-period upper limit check.(see Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  | R1FML |  | Reference 1 Multi-period Lower Limit Fail Bit <br> If the device sets this bit to high, the input REF1 fails the multi-period lower limit check. (See Table 12, "Multi-Period Hysteresis Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  | R1FMU |  | Reference 1 Multi-period Upper Limit Fail Bit <br> If the device sets this bit to high, the input REF1 fails the multi-period upper limit check. (See Table 12, "Multi-Period Hysteresis Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  | R1FL | Reference 1 Single Period Lower Limit Fail Bit <br> If the device sets this bit to high, the input REF1 fails the single-period lower limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |

Table 39 - Reference Failure Status Register (RSR) Bits - Read Only

| External Read Only Address: $0069_{\text {H }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 1413 |  | $12 \quad 11$ |  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 10 |  |
| - R3 | FM ${ }_{\text {R }}$ | R3 FL | R3 FU | FML | FMU | R2 FL | R2 FU | R1 $\begin{gathered}\text { R1 } \\ \text { FML }\end{gathered}$ | R1 | R1 | R1 R | R0 | R0 | R0 | RO Fu |
| Bit |  | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  | R1FU | Reference 1 Single Period Upper Limit Fail Bit <br> If the device sets this bit to high, the input REF1 fails the single-period upper limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  | R0FML | Reference 0 Multi-period Lower Limit Fail Bit <br> If the device sets this bit to high, the input REFO fails the multi-period lower limit check. (See Table 12, "Multi-Period Hysteresis Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  | ROFMU |  | Reference 0 Multi-period Upper Limit Fail Bit <br> If the device sets this bit to high, the input REFO fails the multi-period upper limit check. (See Table 12, "Multi-Period Hysteresis Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |
| 1 |  | ROFL |  | Reference 0 Single Period Lower Limit Fail Bit <br> If the device sets this bit to high, the input REFO fails the single-period lower limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |
| 0 |  | ROFU | Reference 0 Single Period Upper Limit Fail Bit <br> If the device sets this bit to high, the input REFO fails the single-period upper limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |

Table 39 - Reference Failure Status Register (RSR) Bits - Read Only (continued)

| External Read/Write Address: $006 \mathrm{~A}_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| M3 | R3 MMU | ${ }_{\text {RL }}^{\text {M }}$ | $\begin{aligned} & \text { R3 } \\ & \text { MU } \end{aligned}$ | $\begin{aligned} & \hline \text { R2 } \\ & \text { MML } \end{aligned}$ | $\begin{aligned} & \text { R2 } \\ & \text { MMU } \end{aligned}$ | ${ }_{\text {R2 }}$ | R2 MU | R1 | MM1 | ${ }_{\text {R1 }}^{\text {M1 }}$ | R1 $M$ | MML | MMU | $\mathrm{R}_{\mathrm{RO}}^{\mathrm{ML}}$ | R0 |
| Bit |  | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 15 |  | R3MML |  | Reference 3 Multi-period Lower Limit Mask Bit <br> When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF3. |  |  |  |  |  |  |  |  |  |  |  |
| 14 |  | R3MMU |  | Reference 3 Multi-period Upper Limit Mask Bit <br> When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF3. |  |  |  |  |  |  |  |  |  |  |  |
| 13 |  | R3ML |  | Reference 3 Single-period Lower Limit Mask Bit <br> When this bit is high, it masks the single-period lower limit check (or forces pass) for REF3. |  |  |  |  |  |  |  |  |  |  |  |

Table 40 - Reference Mask Register (RMR) Bits

| External Read/Write Address: $006 \mathrm{~A}_{\mathrm{H}}$ Reset Value: $0000_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| \% $\begin{gathered}\text { R3 } \\ \text { MML }\end{gathered}$ | R3 MM | ${ }_{\text {ML }}^{\text {R3 }}$ | MU | ${ }_{\text {MML }}^{\text {R2 }}$ | M ${ }_{\text {R2 }}$ | ${ }_{\text {R2 }}$ | R2 $M$ | R18 | MM1 | R1 | R1 MU | RM0 | MM0 | R ${ }_{\text {RL }}$ | RO $M$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bit |  | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 12 |  | R3MU |  | Reference 3 Single-period Upper Limit Mask Bit <br> When this bit is high, it masks the single-period upper limit check (or forces pass) for REF3. |  |  |  |  |  |  |  |  |  |  |  |
| 11 |  | R2MML |  | Reference 2 Multi-period Lower Limit Mask Bit <br> When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF2. |  |  |  |  |  |  |  |  |  |  |  |
| 10 |  | R2MMU |  | Reference 2 Multi-period Upper Limit Mask Bit <br> When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF2. |  |  |  |  |  |  |  |  |  |  |  |
| 9 |  | R2ML |  | Reference 2 Single-period Lower Limit Mask Bit <br> When this bit is high, it masks the single-period lower limit check (or forces pass) for REF2. |  |  |  |  |  |  |  |  |  |  |  |
| 8 |  | R2MU |  | Reference 2 Single-period Upper Limit Mask Bit <br> When this bit is high, it masks the single-period upper limit check (or forces pass) for REF2. |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  | R1MML |  | Reference 1 Multi-period Lower Limit Mask Bit <br> When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF1. |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  | R1MMU |  | Reference 1 Multi-period Upper Limit Mask Bit <br> When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF1. |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  | R1ML |  | Reference 1 Single-period Lower Limit Mask Bit <br> When this bit is high, it masks the single-period lower limit check (or forces pass) for REF1. |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  | R1MU |  | Reference 1 Single-period Upper Limit Mask Bit <br> When this bit is high, it masks the single-period upper limit check (or forces pass) for REF1. |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  | ROMML | Reference 0 Multi-period Lower Limit Mask Bit <br> When this bit is high, it masks the multi-period lower limit check (or forces pass) for REFO. |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  | ROMMU | Reference 0 Multi-period Upper Limit Mask Bit <br> When this bit is high, it masks the multi-period upper limit check (or forces pass) for REFO. |  |  |  |  |  |  |  |  |  |  |  |  |

Table 40 - Reference Mask Register (RMR) Bits (continued)


Table 40 - Reference Mask Register (RMR) Bits (continued)

| External Read Only Address: $006 \mathrm{~B}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | $14 \quad 13$ | 1211 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | $0{ }^{0}$ | 0 $\begin{array}{c}\text { R3FS } \\ 2\end{array}$ | R3FS 1 | ${ }_{\text {R3FS }}^{0}$ | ${ }_{2}^{\text {R2FS }}$ | R2FS 1 | ${ }_{\text {R2FS }}^{0}$ | R1FS 2 | $\underset{1}{\text { R1FS }}$ | R1FS 0 | $\underset{\sim}{\text { ROFS }}$ | $\underset{1}{\mathrm{ROFS}}$ | ROFS 0 |
| Bit | Name | Description |  |  |  |  |  |  |  |  |  |  |  |
| 15-12 | Unused | Reserved. In normal functional mode, these bits are zero. |  |  |  |  |  |  |  |  |  |  |  |
| 11-9 | R3FS2-0 | Reference 3 Frequency Status Bits These bits report detected frequency of REF3. |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | R3FS2 | R3FS1 |  | R3FS0 | REF3 Frequency Measurement |  |  |  |  |  |  |
|  |  |  | 0 | 0 |  | 0 | 8 kHz |  |  |  |  |  |  |
|  |  |  | 0 | 0 |  | 1 | 1.544 MHz |  |  |  |  |  |  |
|  |  |  | 0 | 1 |  | 0 | 2.048 MHz |  |  |  |  |  |  |
|  |  |  | 0 | 1 |  | 1 | 4.096 MHz |  |  |  |  |  |  |
|  |  |  | 1 | 0 |  | 0 | 8.192 MHz |  |  |  |  |  |  |
|  |  | 迷 | 1 | 0 |  | 1 | 16.384 MHz |  |  |  |  |  |  |
|  |  |  | 1 | 1 |  | 0 | 19.44 MHz |  |  |  |  |  |  |
|  |  |  | 1 | 1 |  | 1 | Reserved |  |  |  |  |  |  |

Table 41 - Reference Frequency Status Register (RFSR) Bits - Read only

External Read Only Address: $006 \mathrm{~B}_{\mathrm{H}}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\begin{gathered} \hline \text { R3FS } \\ 2 \end{gathered}$ | $\begin{gathered} \text { R3FS } \\ 1 \end{gathered}$ | $\begin{gathered} \text { R3FS } \\ 0 \end{gathered}$ | $\begin{gathered} \hline \text { R2FS } \\ 2 \end{gathered}$ | $\begin{gathered} \text { R2FS } \\ 1 \end{gathered}$ | $\begin{gathered} \text { R2FS } \\ 0 \end{gathered}$ | $\begin{gathered} \text { R1FS } \\ 2 \end{gathered}$ | $\begin{gathered} \hline \text { R1FS } \\ 1 \end{gathered}$ | $\begin{gathered} \text { R1FS } \\ 0 \end{gathered}$ | $\begin{gathered} \text { ROFS } \\ 2 \end{gathered}$ | $\begin{gathered} \text { ROFS } \\ 1 \end{gathered}$ | $\begin{gathered} \text { ROFS } \\ 0 \end{gathered}$ |


| Bit | Name | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8-6 | R2FS2-0 | Reference 2 Frequency Status Bits: These bits report detected frequency of REF2. |  |  |  |
|  |  | R2FS2 | R2FS1 | R2FS0 | REF 2 Frequency Measurement |
|  |  | 0 | 0 | 0 | 8 kHz |
|  |  | 0 | 0 | 1 | 1.544 MHz |
|  |  | 0 | 1 | 0 | 2.048 MHz |
|  |  | 0 | 1 | 1 | 4.096 MHz |
|  |  | 1 | 0 | 0 | 8.192 MHz |
|  |  | 1 | 0 | 1 | 16.384 MHz |
|  |  | 1 | 1 | 0 | 19.44 MHz |
|  |  | 1 | 1 | 1 | Reserved |
| 5-3 | R1FS2-0 | Reference 1 Frequency Status Bits: These bits report detected frequency of REF1. |  |  |  |
|  |  | R1FS2 | R1FS1 | R1FS0 | REF1 Frequency Measurement |
|  |  | 0 | 0 | 0 | 8 kHz |
|  |  | 0 | 0 | 1 | 1.544 MHz |
|  |  | 0 | 1 | 0 | 2.048 MHz |
|  |  | 0 | 1 | 1 | 4.096 MHz |
|  |  | 1 | 0 | 0 | 8.192 MHz |
|  |  | 1 | 0 | 1 | 16.384 MHz |
|  |  | 1 | 1 | 0 | 19.44 MHz |
|  |  | 1 | 1 | 1 | Reserved |
| 2-0 | R0FS2-0 | Reference 0 Frequency Status Bits: These bits report detected frequency of REF0. |  |  |  |
|  |  | R0FS2 | R0FS1 | R0FS0 | REF 0 Frequency Measurement |
|  |  | 0 | 0 | 0 | 8 kHz |
|  |  | 0 | 0 | 1 | 1.544 MHz |
|  |  | 0 | 1 | 0 | 2.048 MHz |
|  |  | 0 | 1 | 1 | 4.096 MHz |
|  |  | 1 | 0 | 0 | 8.192 MHz |
|  |  | 1 | 0 | 1 | 16.384 MHz |
|  |  | 1 | 1 | 0 | 19.44 MHz |
|  |  | 1 | 1 | 1 | Reserved |

Table 41 - Reference Frequency Status Register (RFSR) Bits - Read only (continued)

| External Read/Write Address: $006 \mathrm{C}_{\mathrm{H}}$ Reset Value: 0002 ${ }_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 1413 |  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OJP2 | OJP1 | OJP0 |
| Bit |  | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 15-3 |  | Unused |  | Reserved <br> In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |
| 2-0 |  | OJP2-0 |  | Output Jitter Performance Bits <br> These bits are used to control the DPLL output jitter performance with respect to the noise received through the output pins. The higher value (unsigned) means more filtering, while zero means filter bypass. The default value of $2_{H}$ gives the best performance for most circumstances. |  |  |  |  |  |  |  |  |  |  |  |

Table 42 - Output Jitter Control Register (OJCR) Bits

| External Read/Write Address: $0100_{\mathrm{H}}-{010 F_{H}}$ Reset Value: $0000_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 |  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | $\begin{gathered} \hline \operatorname{STIN[n]} \\ \operatorname{BD} 2 \end{gathered}$ | $\begin{gathered} \hline \operatorname{STIN[n]} \\ B D 1 \end{gathered}$ | $\begin{gathered} \hline \operatorname{STIN}[\mathrm{n}] \\ \mathrm{BDO} \end{gathered}$ | STIN[n] SMP1 | $\begin{aligned} & \hline \text { STIN[n] } \\ & \text { SMP0 } \end{aligned}$ | $\begin{aligned} & \text { STIN[n] } \\ & \text { DR3 } \end{aligned}$ | $\begin{gathered} \hline \operatorname{STIN}[\mathrm{n}] \\ \mathrm{DR} \text { ] } \end{gathered}$ | STIN[n] DR1 | $\begin{gathered} \hline \text { STIN[n] } \\ \text { DR0 } \end{gathered}$ |
| Bit |  | Name |  |  |  |  |  | Description |  |  |  |  |  |  |  |  |
| 15-9 |  | Unused |  |  |  |  |  | Reserved <br> In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |
| 8-6 |  | STIN[n]BD2-0 |  |  |  |  |  | Input Stream[n] Bit Delay Bits. <br> The binary value of these bits refers to the number of bits that the input stream will be delayed relative to FPi. The maximum value is 7 . Zero means no delay. |  |  |  |  |  |  |  |  |
| 5-4 |  | STIN[n]SMP1-0 |  |  |  |  |  | Input Data Sampling Point Selection Bits |  |  |  |  |  |  |  |  |
|  |  |  | STIN[n]SMP1-0 |  | Sampling Point(2.048 Mbss, 4.096 Mbps, 8.192 Mbpsstreams) |  |  |  |  | Sampling Point (16.384 Mbps streams) |  |
|  |  |  | 00 |  | 3/4 point |  |  |  |  | 2/4 point |  |
|  |  |  | 01 |  | 1/4 point |  |  |  |  |  |  |
|  |  |  | 10 |  | 2/4 point |  |  |  |  | 4/4 point |  |
|  |  |  | 11 |  | 4/4 point |  |  |  |  |  |  |

Table 43-Stream Input Control Register 0-15 (SICR0-15) Bits

| External Read/Write Address: $0100_{\mathrm{H}}-{010 F_{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { STIN[n] } \\ & \text { BD2 } \end{aligned}$ | $\begin{gathered} \text { STIN[n] } \\ \text { BD1 } \end{gathered}$ | $\begin{gathered} \text { STIN[n] } \\ \text { BD0 } \end{gathered}$ | $\begin{aligned} & \text { STIN[n] } \\ & \text { SMP1 } \end{aligned}$ | STIN[n] SMP0 | $\begin{gathered} \text { STIN[n] } \\ \text { DR3 } \end{gathered}$ | STIN[n] DR2 | $\begin{gathered} \text { STIN[n] } \\ \text { DR1 } \end{gathered}$ | $\begin{gathered} \text { STIN[n] } \\ \text { DR0 } \end{gathered}$ |
| Bit |  | Name |  |  |  | Description |  |  |  |  |  |  |  |  |  |
| 3-0 |  | STIN[n]DR3-0 |  |  |  | Input Data Rate Selection Bits: |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | STIN[n]DR3-0 |  | Data Rate |  |  |  |  |
|  |  |  |  |  | 0000 |  | Stream Unused |  |  |  |  |
|  |  |  |  |  | 0001 |  | 2.048 Mbps |  |  |  |  |
|  |  |  |  |  | 0010 |  | 4.096 Mbps |  |  |  |  |
|  |  |  |  |  | 0011 |  | 8.192 Mbps |  |  |  |  |
|  |  |  |  |  | 0100 |  | 16.384 Mbps |  |  |  |  |
|  |  |  |  |  | 0101-1111 |  | Reserved |  |  |  |  |
| Note: [ n ] denotes input stream from 0-15. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 43-Stream Input Control Register 0-15 (SICR0-15) Bits (continued)

| External Read/Write Address: $0120_{\mathrm{H}}-012 \mathrm{~F}_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $15 \quad 14$ | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $0{ }^{0}$ | 0 | 0 | ${ }_{\substack{\text { STIN[n] } \\ \text { Q3C2 }}}$ | $\operatorname{sic}_{\mathrm{Q} 3 \mathrm{C} 1 \mathrm{~N}[1]}$ | [ ${ }^{\text {a }}$ | $\begin{aligned} & \hline \text { STIN[n] } \\ & \text { Q2C2 } \end{aligned}$ | STIN[n] |  |  | $\begin{aligned} & \text { STIN[n] } \\ & \text { Q1C1 } \end{aligned}$ | $\begin{aligned} & \text { STIN[n] } \\ & \text { Q1C0 } \end{aligned}$ | $\begin{aligned} & \substack{\text { STINTn] } \\ \text { QOC2 }} \end{aligned}$ |  | $\begin{aligned} & \text { STIN[n] } \left.\begin{array}{c} \text { QOCO } \end{array}\right] \end{aligned}$ |
| Bit |  | Name |  |  | Description |  |  |  |  |  |  |  |  |  |
| 15-12 | Unused |  |  |  | Reserved <br> In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |
| 11-9 | STIN[n]Q3C2-0 |  |  |  | Quadrant Frame 3 Control Bits <br> These three bits are used to control STi[n]'s quadrant frame 3, which is defined as Ch24 to 31, Ch48 to 63, Ch96 to 127 and Ch192 to 255 for the 2.048 Mbps, 4.096 Mbps, 8.192 Mbps, and 16.384 Mbps modes respectively. |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | $\begin{array}{r} \text { STIN[n } \\ 2-1 \end{array}$ |  | Operation |  |  |  |  |  |  |
|  |  |  |  |  |  | 0x |  | normal operation |  |  |  |  |  |  |
|  |  |  |  |  |  | 10 |  | LSB of each channel is replaced by " 0 " |  |  |  |  |  |  |
|  |  |  |  |  |  | 10 |  | LSB of each channel is replaced by "1" |  |  |  |  |  |  |
|  |  |  |  |  |  | 11 |  | MSB of each channel is replaced by " 0 " |  |  |  |  |  |  |
|  |  |  |  |  |  | 11 |  | MSB of each channel is replaced by "1" |  |  |  |  |  |  |
| 8-6 | STIN[n]Q2C2-0 |  |  |  | Quadrant Frame 2 Control Bits <br> These three bits are used to control STi[n]'s quadrant frame 2, which is defined as Ch16 to 23, Ch32 to 47, Ch64 to 95 and Ch128 to 191 for the 2.048 Mbps, 4.096 Mbps, 8.192 Mbps, and 16.384 Mbps modes respectively. |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | STIN | $\begin{aligned} & \text { N[n]Q2C } \\ & 2-0 \end{aligned}$ | Operation |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 0xx | normal operation |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 100 | LSB of each channel is replaced by "0" |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 101 | LSB of each channel is replaced by "1" |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 110 | MSB of each channel is replaced by "0" |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 111 | MSB of each channel is replaced by "1" |  |  |  |  |  |  |

Table 44-Stream Input Quadrant Frame Register 0-15 (SIQFRO-15) Bits

| External Read/Write Address: $0120_{\mathrm{H}}-\mathbf{0 1 2 F}_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0{ }^{0} 0$ | 0 | 0 | STIN[n] Q3C2 | $\mathrm{STIN[n]}$ Q3C1 | $n]$ STIN[n] <br> Q3C0 | STIN[n] Q2C2 | $[n]$ STIN[n] <br> Q2C1  | $\begin{gathered} \text { STIN[n] } \\ \text { Q2CO } \end{gathered}$ | STIN[n] <br> Q1C2 | STIN[n] Q1C1 | $\operatorname{STIN[n]}$ Q1C0 | STIN[n] Q0C2 | $\operatorname{STIN[n]}$ Q0C1 | $\operatorname{STIN[n]}$ QOCO |
| Bit | Name |  |  |  | Description |  |  |  |  |  |  |  |  |  |
| 5-3 | STIN[n]Q1C2-0 |  |  |  | Quadran these thr as Ch8 to 4.096 Mb | Fram <br> e bits <br> 15, <br> s, 8. | me 1 Con <br> ts are used Ch16 to .192 Mbps | rol B <br> to co <br> 31, Ch <br> , and | Bits ontrol ST h32 to 6 16.384 <br> LSB of ea <br> LSB of ea <br> MSB of eac <br> MSB of eac | n]'s quad and bps m $\qquad$ <br> norma <br> chan <br> chan <br> cha <br> cha | drant 64 to des re <br> ation <br> operatio <br> el is rep <br> el is rep <br> el is re <br> el is re | ame 1 127 for pective $\qquad$ <br> aced by <br> aced by <br> aced by <br> aced by | which the 2 y. | defined 48 Mbps, |
| 2-0 | STIN[n]Q0C2-0 |  |  |  | Quadran These th as Ch0 4.096 Mb | Fram <br> ee bit <br> o 7 <br> ps, 8. | me 0 Con <br> its are used <br> ChO to 8.192 Mbps | rol B do co 5, Ch , and | Bits ontrol ST h0 to 3 16.384 LSB of e LSB of e MSB of e MSB of e | n]'s q and bps m $\square$ <br> norma <br> ch chan <br> ch chan <br> ch cha <br> ch cha | adrant h0 to des re <br> ration <br> operatio <br> el is re <br> el is re <br> nel is re <br> nel is re | rame 0 33 for pective $\qquad$ <br> laced b <br> laced by <br> laced by <br> laced by | which he 2 y. | defined 48 Mbps , |

Table 44-Stream Input Quadrant Frame Register 0-15 (SIQFRO-15) Bits (continued)

| External Read/Write Address: $0200_{\mathrm{H}}-0^{-020} \mathrm{~F}_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | $\begin{gathered} \substack{\text { STOHZ } \\ [n] A 2} \end{gathered}$ | $\underset{\substack{\text { STOHZ } \\ \text { [nlA }}}{\text { and }}$ | STOHZ [n]A0 | $\begin{aligned} & \text { STO[n] } \\ & \text { FA1 } \end{aligned}$ | $\begin{gathered} \text { STO[n] } \\ \text { FA0 } \end{gathered}$ | $\begin{gathered} \text { STO[n] } \\ \text { AD2 } \end{gathered}$ |  | $\begin{gathered} \text { STO[n] } \\ \text { ADD } \end{gathered}$ | $\begin{gathered} \text { STO[n] } \\ \text { DR3] } \end{gathered}$ | $\begin{gathered} \text { STO[n] } \\ \text { DR2 } \end{gathered}$ | STO[n] | $\begin{gathered} \text { STO[n] } \\ \text { DRO] } \end{gathered}$ |
| Bit |  | Name |  |  | Description |  |  |  |  |  |  |  |  |  |  |
| 15-12 |  | Unused |  |  | Reserved In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |
| 11-9 |  | STOHZ[n]A2 - 0 <br> (Valid only for STio0-7) |  |  | STOHZ Additional Advancement Bits |  |  |  |  |  |  |  |  |  |  |
|  |  | STOHZ[n]A2-0 | Additional Advancement (2.048 Mbps, 4.096 Mbps, 8.192 Mbps) |  |  |  |  | Additional Advancement (16.384 Mbps streams) |  |  |
|  |  | 000 | 0 bit |  |  |  |  | 0 bit |  |  |
|  |  | 001 | 1/4 bit |  |  |  |  | 2/4 bit |  |  |
|  |  | 010 | 2/4 bit |  |  |  |  | 4/4 bit |  |  |
|  |  | 011 | 3/4 bit |  |  |  |  | Reserved |  |  |
|  |  | 100 | 4/4 bit |  |  |  |  |  |  |  |
|  |  | 101-111 | Reserved |  |  |  |  |  |  |  |
| 8-7 |  |  |  |  | STO[n]FA1-0 |  |  | Output Stream[n] Fractional Advancement Bits |  |  |  |  |  |  |  |  |  |  |
|  |  | STO[n]FA1-0 | Advancement <br> (2.048 Mbps, 4.096 Mbps, <br> 8.192 Mbps streams) |  |  |  |  | Advancement (16.384 Mbps streams) |  |  |
|  |  | 00 | 0 |  |  |  |  | 0 |  |  |
|  |  | 01 | 1/4 bit |  |  |  |  | 2/4 |  |  |
|  |  | 10 | 2/4 bit |  |  |  |  |  |  |  |
|  |  | 11 | 3/4 bit |  |  |  |  | Reserved |  |  |
| 6-4 |  |  |  |  | STO[n]AD2-0 | Output Stream[n] Bit Advancement Selection Bits <br> The binary value of these bits refers to the number of bits that the output stream is to be advanced relative to FPo. The maximum value is 7 . Zero means no advancement. |  |  |  |  |  |  |  |  |  |  |
| 3-0 |  |  |  |  | STO[n]DR3-0 |  |  | Output Data Rate Selection Bits |  |  |  |  |  |  |  |  |  |  |
|  |  | STIN[n]DR3-0 | Data Rate |  |  |  |  |  |
|  |  | 0000 | disabled: STio HiZ (STOHZ driven high) |  |  |  |  |  |
|  |  | 0001 | 2.048 Mbps |  |  |  |  |  |
|  |  | 0010 | 4.096 Mbps |  |  |  |  |  |
|  |  | 0011 | 8.192 Mbps |  |  |  |  |  |
|  |  | 0100 | 16.384 Mbps |  |  |  |  |  |
|  |  | 0101-1111 | Reserved |  |  |  |  |  |
| Note: [ n ] denotes output stream from 0-15. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 45-Stream Output Control Register 0-15 (SOCR0-15) Bits

| External Read/Write Address: $0300_{\mathrm{H}}-030 \mathrm{~F}_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ST[n] BRS7 | ST[n] BRS6 | $\begin{aligned} & \mathrm{ST}[n] \\ & B R S 5 \end{aligned}$ | $\begin{aligned} & \mathrm{ST}[n] \\ & \mathrm{BRS} \mathrm{~S} \end{aligned}$ | $\begin{aligned} & \hline \text { ST[n] } \\ & \text { BRS3 } \end{aligned}$ | $\begin{aligned} & \text { ST[n] } \\ & \text { BRSS } \end{aligned}$ | $\begin{aligned} & \hline \text { ST[n] } \\ & \text { BRS1 } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{ST}[n] \\ & \mathrm{BRSO} \end{aligned}$ |
| Bit |  | Name |  |  |  |  |  |  |  | scrip |  |  |  |  |  |
| 15-8 |  | Unused |  | Rese <br> In no | al |  |  | , the | bits | UST | set to | zero. |  |  |  |
| 7-0 |  | ST[n] <br> BRS7-0 |  | Strea <br> The to be | [n] <br> ary | $\mathbf{R}$ |  | Star <br> bits | Bits fers | the in | ut ch | in | hich | $B E R$ | data |
| Note: [ n ] denotes input stream from 0-15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 46 - BER Receiver Start Register [n] (BRSR[n]) Bits

| External Read/Write Address: $0320_{\mathrm{H}}-032 \mathrm{~F}_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | ST[n] | $\begin{gathered} \mathrm{ST}[\mathrm{n}] \\ \mathrm{BLT} \end{gathered}$ | $\begin{gathered} \text { ST[n] } \\ \text { BL6 } \end{gathered}$ | $\begin{gathered} \mathrm{ST}[n] \\ \mathrm{BL5} 5 \end{gathered}$ | $\begin{gathered} \mathrm{ST}[\mathrm{n}] \\ \mathrm{BL4} \end{gathered}$ | $\begin{gathered} \mathrm{ST}[\mathrm{n}] \\ \mathrm{BL}, \end{gathered}$ | $\begin{aligned} & \text { ST[n] } \\ & \text { BL2 } \end{aligned}$ | $\begin{gathered} \mathrm{ST}[\mathrm{n}] \\ \mathrm{BL} 1 \end{gathered}$ | ${ }_{\text {STL[ }} \mathrm{BL}$ |
| Bit | Name |  |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 15-9 | Unused |  |  | Reserved <br> In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |
| 8-0 | $\begin{gathered} \text { ST[n] } \\ \text { BL8-0 } \end{gathered}$ |  |  | Stream[n] BER Length Bits <br> The binary value of these bits refers to the number of consecutive channels expected to receive the BER pattern. The maximum number of BER channels is $32,64,128$ and 256 for the data rates of $2.048 \mathrm{Mbps}, 4.096 \mathrm{Mbps}, 8.192 \mathrm{Mbps}$ and 16.384 Mbps respectively. The minimum number of BER channels is 1 . If these bits are set to zero, no BER test will be performed. |  |  |  |  |  |  |  |  |  |  |  |
| Note: [n] denotes input stream from 0-15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 47 - BER Receiver Length Register [n] (BRLR[n]) Bits


Table 48 - BER Receiver Control Register [n] (BRCR[n]) Bits

| External Read Address: $0360_{\mathrm{H}}-0^{036} \mathrm{~F}_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ST[n] | ST[n] BC14 | ST[n] BC13 | ST[n] BC12 | ST[n] BC11 | ST[n] BC10 | ST[n] $\mathrm{BC9}$ | ST[n] | ST[n] | ST[n] BC6 | ST[n] BC5 | $\mathrm{ST}_{\substack{\text { ST[ } \\ \mathrm{B} 4}}$ | $\mathrm{ST}_{\mathrm{SC} 3}$ | $\mathrm{ST}_{\mathrm{SC} 2}$ | $\begin{aligned} & \mathrm{ST} \mathrm{ST}] \\ & \mathrm{BC} 1 \end{aligned}$ | $\begin{aligned} & \mathrm{ST}[\mathrm{n}] \\ & \mathrm{BCO} \end{aligned}$ |
| Bit |  | Name |  |  |  |  |  |  | Descr | tion |  |  |  |  |  |
| 15-0 |  | $\begin{gathered} \mathrm{ST}[\mathrm{n}] \\ \mathrm{BC} 15-0 \end{gathered}$ |  | eam[ <br> bina <br> m val | BER <br> valu <br> of 0 | Coun <br> of th <br> FFF | Bits e bit he val |  | aly) <br> the <br> e hel |  |  | Wh <br> love | it re | hes | maxi- |
| Note: [ n ] denotes input stream from 0-15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 49 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only

### 24.0 Memory

### 24.1 Memory Address Mappings

When A13 is high, the data or connection memory can be accessed by the microprocessor port. Bit 1-0 in the Control Register determine the access to the data or connection memory (CM_L or CM_H).

| MSB <br> (Note 1) | Stream Address (St0-15) |  |  |  |  |  | Channel Address (Ch0-255) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A13 | A12 | A11 | A10 | A9 | A8 | Stream [ n ] | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Channel [ n ] |
| 1 | 0 | 0 | 0 | 0 | 0 | Stream 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Ch 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | Stream 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Ch 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | Stream 2 | . | . | . | . | . | . | . | . | . |
| 1 | 0 | 0 | 0 | 1 | 1 | Stream 3 | . | . |  | . | . |  |  |  |  |
| 1 | 0 | 0 | 1 | 0 | 0 | Stream 4 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | Ch 30 |
| 1 | 0 | 0 | 1 | 0 | 1 | Stream 5 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | Ch 31 (Note 2) |
| 1 | 0 | 0 | 1 | 1 | 0 | Stream 6 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Ch 32 |
| 1 | 0 | 0 | 1 | 1 | 1 | Stream 7 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | Ch 33 |
| 1 | 0 | 1 | 0 | 0 | 0 | Stream 8 | . | . |  |  | . | . |  | . |  |
| . | . | . | . | . |  | . | 0 | 0 | 1 |  | 1 |  |  |  |  |
|  | . | . | . | . |  | . | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | Ch 62 |
| . | . | . | . |  |  | . | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | Ch 63 (Note 3) |
| . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | - |
| 1 | 0 | 1 | 1 | 1 | 0 | Stream 14 | . | . | . | . | . | . | . | . |  |
| 1 | 0 | 1 | 1 | 1 | 1 | Stream 15 |  | . |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | Ch126 |
| . |  |  |  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Ch 127 (Note 4) |
|  |  |  |  |  |  |  | . | . |  | . | . | . | . | . |  |
|  |  |  |  |  |  |  | $\cdot$ | $\cdot$ |  | . | - | . | . | - | . |
|  |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | Ch 254 |
|  |  |  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Ch 255 (Note 5) |
| Notes: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1. A13 must be high for access to data and connection memory positions. A13 must be low to access internal registers. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2. Channels 0 to 31 are used when serial stream is at 2.048 Mbps . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3. Channels 0 to 63 are used when serial stream is at 4.096 Mbps . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4. Channels 0 to 127 are used when serial stream is at 8.192 Mbps . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5. Channels 0 to 255 are used when serial stream is at 16.384 Mbps . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 50 - Address Map for Memory Locations (A13 = 1)

### 24.2 Connection Memory Low (CM_L) Bit Assignment

When the CMM bit (bit 0 ) in the connection memory low is zero, the per-channel transmission is set to the normal channel-switching. The connection memory low bit assignment for the channel transmission mode is shown in Table 51 on page 87.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UA EN | V/̄̄ | ${ }_{4}$ | ${ }_{3}{ }_{3}$ | $\stackrel{\text { SSA }}{2}$ | SSA | ${ }_{0}^{\text {SSA }}$ | ${ }_{\text {SCA }} 7$ | $\begin{gathered} \text { SCA } \\ 6 \end{gathered}$ | $\underset{5}{\mathrm{SCA}}$ | ${ }_{4}^{\text {SCA }}$ | $\mathrm{SCA}_{3}$ | $\begin{gathered} \mathrm{SCA} \\ 2 \end{gathered}$ | $\begin{array}{c\|} \hline \text { SCA } \\ 1 \end{array}$ | $\begin{gathered} \text { SCA } \\ 0 \end{gathered}$ | CMM $=0$ |
| Bit |  | Name |  |  |  |  |  |  | escr | tion |  |  |  |  |  |
| 15 |  | UAEN |  | nver hen this mem hen this mory | on b <br> bit is <br> ory <br> bit is <br> high | twee low, igh will high ntrol | $\mu$-la <br> orma be ig switc the | and <br> switc <br> ored. <br> with <br> onver |  | Ena ut $\mu$ - <br> A-law ethod | le <br> aw/A- <br> conve | aw co sion, |  |  | nnec- <br> ion |
| 14 |  | V/C |  | riable <br> hen th <br> ant de hen th riable t. | Cons bit is $y \mathrm{me}$ bit is day | tant <br> low, mory. set to memo | elay he outpu <br> high, y. No | ontr put d <br> he out that | ta for <br> tput VAR | this c <br> ata fo N mu | anne <br> this t be | will b <br> hanne et in | take <br> will ontro | from <br> tak Reg | con- <br> from ter |
| 13 |  | Jnused |  | serve | d. In | orma | functio | nal m | ode, | hese | bits M | ST b | set | zer |  |
| 12-9 |  | SA3-0 |  | urce e bina | trea | Add e of | ess ese | bits $r$ | pres | nts th | inpu | strea | n nu | ber. |  |
| 8-1 |  | CA7-0 |  | urce e bin | han y val | $\begin{aligned} & \text { el Ad } \\ & \text { e of } t \end{aligned}$ | $\begin{aligned} & \text { dress } \\ & \text { hese \& } \end{aligned}$ | bits r | pres | nts th | inpu | chan | nel nu | mber. |  |
| 0 |  | MM $=0$ |  | onnec his is are the | on M w, th sour |  | Mod <br> ection <br> nu | $=0$ <br> mem <br> mber | ry is and | in the anne | norma <br> numb | swit er. | ing | mode | Bit13 - |
| Note: For proper $\mu$-law/A-law conversion, the CM_H bits should be set before Bit 15 (UAEN bit) is set to high. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 51 - Connection Memory Low (CM_L) Bit Assignment when CMM $=0$

When CMM is one, the device is programmed to perform one of the special per-channel transmission modes. Bits PCC0 and PCC1 from connection memory are used to select the per-channel tristate, message or BER test mode as shown in Table 52 on page 88.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UA EN | 0 | 0 | 0 | 0 | $\begin{gathered} \hline \text { MSG } \\ 7 \end{gathered}$ | $\begin{gathered} \text { MSG } \\ 6 \end{gathered}$ | $\begin{gathered} \hline \text { MSG } \\ 5 \end{gathered}$ | $\begin{gathered} \hline \text { MSG } \\ 4 \end{gathered}$ | $\begin{gathered} \hline \text { MSG } \\ 3 \end{gathered}$ | $\begin{gathered} \text { MSG } \\ 2 \end{gathered}$ | $\begin{gathered} \text { MSG } \\ 1 \end{gathered}$ | $\begin{gathered} \text { MSG } \\ 0 \end{gathered}$ | $\begin{gathered} \hline \text { PCC } \\ 1 \end{gathered}$ | $\begin{gathered} \text { PCC } \\ 0 \end{gathered}$ | $\begin{gathered} \text { CMM } \\ =1 \end{gathered}$ |
| Bit |  | Nam |  |  |  |  |  |  |  | cript |  |  |  |  |  |
| 15 |  | UAE |  |  | nvers hen this mem hen this ction m | on be bit is ry hig bit is emory | ow, h will high, high | $\mu$-law essag e igno messag ontrol | and A mod red. mod the | law E has <br> has nvers | nable <br> $\mu$-law <br> $\mu$-law/A <br> me | Mes <br> /A-la <br> -law <br> hod. | $5$ conv <br> nvers | de o rsion <br> on, | y) Con <br> d co |
| 14-11 |  | Unus |  |  | serve norma | funct | nal | de, th | ese b | MU | T be | et to |  |  |  |
| 10-3 |  | MSG7 |  |  | ssag <br> it data <br> R test | Data for th mode | Bits mess | age m |  | use | in the | per- | anne | rista | and |
| 2-1 |  | PCC1 |  |  | r-Cha ese tw | bits | ontro ontro | Bits he co | respo | ding | ntry's | value | n the | Tio | ream |
|  |  |  |  |  |  |  | $\begin{aligned} & \mathrm{PC} \\ & \mathrm{C} 1 \end{aligned}$ | $\begin{aligned} & \mathrm{PC} \\ & \mathrm{CO} \end{aligned}$ |  | hannel | Output |  |  |  |  |
|  |  |  |  |  |  |  | 0 | 0 |  | er Chan | nnel Tris | state |  |  |  |
|  |  |  |  |  |  |  | 0 | 1 |  | Mess | ge Mo | de |  |  |  |
|  |  |  |  |  |  |  | 1 | 0 |  | BER | est Mo |  |  |  |  |
|  |  |  |  |  |  |  | 1 | 1 |  | R | served |  |  |  |  |
| 0 |  | CMM |  |  | nnec <br> his is ich is de. | n M gh, t er-ch | mory con nnel | Mode ection state, | $=1$ <br> memo per-ch | $y$ is in annel | the pe essag |  | co or p | trol -cha | de nel |
| Note: For proper $\mu$-law/A-law conversion, the CM_H bits should be set before Bit 15 (UAEN bit) is set to high. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 52 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1

### 24.3 Connection Memory High (CM_H) Bit Assignment

Connection memory high provides the detailed information required for $\mu$-law and A-law conversion. ICL and OCL bits describe the Input Coding Law and the Output Coding Law, respectively. They are used to select the expected PCM coding laws for the connection, on the TDM inputs, and on the TDM outputs. The $\bar{V} / D$ bit is used to select the class of coding law. If the $\overline{\mathrm{V}} / \mathrm{D}$ bit is cleared (to select a voice connection), the ICL and OCL bits select between A-law and $\mu$-law specifications related to $G .711$ voice coding. If the $\overline{\mathrm{V}} / \mathrm{D}$ bit is set (to select a data connection), the ICL and OCL bits select between various bit inverting protocols. These coding laws are illustrated in the following table. If the ICL is different than the OCL, all data bytes passing through the switch on that particular connection are translated between the indicated laws. If the ICL and the OCL are the same, no coding law translation is performed.

The ICL, the OCL bits and $\overline{\mathrm{V}} / \mathrm{D}$ bit only have an effect on PCM code translations for constant delay connections, variable delay connections and per-channel message mode.

| 15 | $14 \quad 13$ | 12 | $11 \quad 10$ |  | 9 | 8 | 6 |  | 5 | 4 | 32 |  | 10 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $0{ }^{1}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | V/D | $\underset{1}{\text { ICL }}$ | $\underset{0}{\text { ICL }}$ | $\stackrel{\text { OCL }}{1}$ | ${ }_{0}^{\text {OCL }}$ |
| Bit | Name | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-5 | Unused | Reserved <br> In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 | $\overline{\mathrm{V}} / \mathrm{D}$ | Voice/Data Control <br> When this bit is low, the corresponding channel is for voice. When this bit is high, the corresponding channel is for data. |  |  |  |  |  |  |  |  |  |  |  |  |
| 3-2 | ICL1-0 | Input Coding Law. |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | ICL1-0 |  | Input Coding Law |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | For Voice ( $\overline{\mathrm{V}} / \mathrm{D}$ bit $=0$ ) |  |  |  |  | For Data ( $\overline{/} / \mathrm{D}$ bit = 1) |  |  |  |  |
|  |  |  |  | 00 | CCITT.ITU A-law |  |  |  |  | No code |  |  |  |  |
|  |  |  |  | 01 | CCITT.ITU $\mu$-law |  |  |  |  | ABI |  |  |  |  |
|  |  |  |  | 10 | A-law w/o ABI |  |  |  |  | Inverted ABI |  |  |  |  |
|  |  |  |  | 11 | $\mu$-law w/o Magnitude Inversion |  |  |  |  | All Bits Inverted |  |  |  |  |
| 1-0 | OCL1-0 | Output Coding Law |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | OCL1-0 |  | Output Coding Law |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | For Voice ( $\overline{/} / \mathrm{D}$ bit $=0$ ) |  |  |  |  | For Data ( $\overline{\mathrm{V}} / \mathrm{D}$ bit = 1) |  |  |  |  |
|  |  |  |  | 00 | CCITT.ITU A-law |  |  |  |  | No code |  |  |  |  |
|  |  |  |  | 01 | CCITT.ITU $\mu$-law |  |  |  |  | ABI |  |  |  |  |
|  |  |  |  | 10 | A-law w/o ABI |  |  |  |  | Inverted ABI |  |  |  |  |
|  |  |  |  | 11 | $\mu$-law w/o MagnitudeInversion |  |  |  |  | All Bits Inverted |  |  |  |  |
| Note 1: <br> Note 2: | For proper $\mu$-law/A-law conversion, the CM_H bits should be set before Bit 15 of CM_L is set to high. Refer to G .711 standard for detail information of different laws. |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 53 - Connection Memory High (CM_H) Bit Assignment

### 25.0 Applications

This section contains application-specific details for clock and crystal operation and power supply decoupling.

### 25.1 OSCi Master Clock Requirement

The device requires a 20 MHz master clock source at the OSCi pin when operating in Master mode or in Divided Slave with OSC mode. The clock source may be either an external clock oscillator connected to the OSCi pin, or an external crystal connected between the OSCi and OSCo pins. If an external clock source is present, OSC_EN must be tied high.

Note that using a crystal is only suitable for wider tolerance applications (e.g., $\pm 100 \mathrm{ppm}$ ). For stratum 4 E applications a clock oscillator with a tolerance of $\pm 32$ ppm should be used. See Application Note ZLAN-68 for a list of Oscillators and Crystals that can be used with Zarlink PLL's and Digital Switches with embedded PLL's.

### 25.1.1 External Crystal Oscillator

When an external crystal oscillator is used, a complete oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 23 on page 90. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.


Figure 23 - Crystal Oscillator Circuit
The accuracy of a crystal oscillator circuit depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20 MHz crystal specified with a 32 pF load capacitance, each 1 pF change in load capacitance contributes approximately 9 ppm to the frequency deviation. Consequently, capacitor tolerances and stray capacitances have a major effect on the accuracy of the oscillator frequency. The trimmer capacitor shown in Figure 23 on page 90 may be used to compensate for capacitive effects.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal accuracy only affects the output clock accuracy in the freerun or the holdover mode. The crystal specification is as follows:

| Frequency | 20 MHz |
| :--- | :--- |
| Tolerance | As required |
| Oscillation Mode | Fundamental |
| Resonance Mode | Parallel |
| Load Capacitance | $20 \mathrm{pF}-32 \mathrm{pF}$ |
| Maximum Series Resistance | $35 \Omega$ |
| Approximate Drive Level | 1 mW |

### 25.1.2 External Clock Oscillator

When an external clock oscillator is used, numerous parameters must be considered. They include absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle.

The output clock should be connected directly (not AC coupled) to the OSCi input of the device, and the OSCo output should be left open as shown in Figure 24 on page 91. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.


Figure 24 - Clock Oscillator Circuit
For applications requiring $\pm 32 \mathrm{ppm}$ clock accuracy, the following requirements should be met.

| Frequency | 20.000 MHz |
| :--- | :--- |
| Tolerance | $\pm 32 \mathrm{ppm}$ |
| Rise and Fall Time | 10 ns |
| Duty Cycle | $40 \%$ to $60 \%$ |

### 26.0 DC Parameters

## Absolute Maximum Ratings*

| Parameter | Symbol | Min. | Max. | Units |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | I/O Supply Voltage | $\mathrm{V}_{\mathrm{DD} \_10}$ | -0.5 | 5.0 | V |
| 2 | Core Supply Voltage | $\mathrm{V}_{\text {DD_CORE }}$ | -0.5 | 2.5 | V |
| 3 | Input Voltage | $\mathrm{V}_{\text {I_3V }}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| 4 | Input Voltage (5 V-tolerant inputs) | $\mathrm{V}_{1 \_5}$ | -0.5 | 7.0 | V |
| 5 | Continuous Current at Digital Outputs | $\mathrm{I}_{\mathrm{O}}$ |  | 15 | mA |
| 6 | Package Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ |  | 1.5 | W |
| 7 | Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground $\left(V_{S S}\right)$ unless otherwise stated.

|  | Characteristics | Sym. | Min. | Typ. $^{\ddagger}$ | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | -40 | 25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| 2 | Positive Supply | $\mathrm{V}_{\mathrm{DD} \_10}$ | 3.0 | 3.3 | 3.6 | V |
| 3 | Positive Supply | $\mathrm{V}_{\mathrm{DD} \_ \text {CORE }}$ | 1.71 | 1.8 | 1.89 | V |
| 4 | Input Voltage | $\mathrm{V}_{1}$ | 0 | 3.3 | $\mathrm{~V}_{\mathrm{DD} \_10}$ | V |
| 5 | Input Voltage on 5 V-Tolerant Inputs | $\mathrm{V}_{\text {I_5V }}$ | 0 | 5.0 | 5.5 | V |

$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics ${ }^{\dagger}$ - Voltages are with respect to ground $\left(V_{\text {ss }}\right)$ unless otherwise stated.

|  | Characteristics | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply Current - V ${ }_{\text {DD_CORE }}$ | $\mathrm{I}_{\text {DD_CORE }}$ |  |  | 150 | mA |  |
| 2 | Supply Current - V ${ }_{\text {DD_ı }}$ | IDD_IO |  |  | 45 | mA | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 3 | Input High Voltage | $\mathrm{V}_{\text {IH }}$ | 2.0 |  |  | V |  |
| 4 | Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | 0.8 | V |  |
| 5 | Input Leakage (input pins) Input Leakage (bi-directional pins) | $\begin{aligned} & I_{I L} \\ & I_{\mathrm{BL}} \end{aligned}$ |  |  | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $0 \leq<\mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD} \text { _IO }}$ See Note 1 |
| 6 | Weak Pullup Current | $\mathrm{I}_{\mathrm{PU}}$ |  | -33 |  | $\mu \mathrm{A}$ | Input at 0 V |
| 7 | Weak Pulldown Current | $\mathrm{I}_{\mathrm{PD}}$ |  | 33 |  | $\mu \mathrm{A}$ | Input at $\mathrm{V}_{\text {DD_IO }}$ |
| 8 | Input Pin Capacitance | $\mathrm{C}_{1}$ |  | 3 |  | pF |  |
| 9 | Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=10 \mathrm{~mA}$ |
| 10 | Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=10 \mathrm{~mA}$ |
| 11 | Output High Impedance Leakage | $\mathrm{I}_{\mathrm{OZ}}$ |  |  | 5 | $\mu \mathrm{A}$ | $0<\mathrm{V}<\mathrm{V}_{\mathrm{DD}}$ |
| 12 | Output Pin Capacitance | $\mathrm{C}_{0}$ |  | 5 | 10 | pF |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

* Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage ( $\mathrm{V}_{\mathrm{IN}}$ ).


### 27.0 AC Parameters

## AC Electrical Characteristics ${ }^{\dagger}$ - Timing Parameter Measurement Voltage Levels

|  | Characteristics | Sym. | Level | Units | Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | CMOS Threshold | $\mathrm{V}_{\mathrm{CT}}$ | $0.5 \mathrm{~V}_{\mathrm{DD} \_1}$ | V |  |
| 2 | Rise/Fall Threshold Voltage High | $\mathrm{V}_{\mathrm{HM}}$ | $0.7 \mathrm{~V}_{\mathrm{DD} \_10}$ | V |  |
| 3 | Rise/Fall Threshold Voltage Low | $\mathrm{V}_{\mathrm{LM}}$ | $0.3 \mathrm{~V}_{\mathrm{DD} \_1}$ | V |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.

ALL SIGNALS


Figure 25 - Timing Parameter Measurement Voltage Levels

AC Electrical Characteristics ${ }^{\dagger}$ - Motorola Non-Multiplexed Bus Mode - Read Access

|  | Characteristics | Sym | Min. | Typ. | Max. | Units | Test Conditions ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{CS}}$ de-asserted time | $\mathrm{t}_{\text {CSD }}$ | 15 |  |  | ns |  |
| 2 | $\overline{\overline{D S}}$ de-asserted time | $\mathrm{t}_{\text {DSD }}$ | 15 |  |  | ns |  |
| 3 | $\overline{\mathrm{CS}}$ setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\mathrm{Css}}$ | 0 |  |  | ns |  |
| 4 | $\mathrm{R} / \overline{\mathrm{W}}$ setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\text {RWS }}$ | 10 |  |  | ns |  |
| 5 | Address setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\text {AS }}$ | 5 |  |  | ns |  |
| 6 | $\overline{\mathrm{CS}}$ hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\text {CSH }}$ | 0 |  |  | ns |  |
| 7 | $\mathrm{R} / \overline{\mathrm{W}}$ hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\mathrm{RWH}}$ | 0 |  |  | ns |  |
| 8 | Address hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\mathrm{AH}}$ | 0 |  |  | ns |  |
| 9 | Data setup to $\overline{\text { TTA }}$ Low | $\mathrm{t}_{\mathrm{DS}}$ | 8 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 10 | Data hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\text {DH }}$ | 7 |  |  | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 11 | Acknowledgement delay time. From $\overline{D S}$ low to $\overline{D T A}$ low: <br> Registers Memory | $\mathrm{t}_{\text {AKD }}$ |  |  | $\begin{gathered} 75 \\ 185 \end{gathered}$ | ns | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |
| 12 | Acknowledgement hold time. From $\overline{\text { DS }}$ high to DTA high | $\mathrm{t}_{\text {AKH }}$ | 4 |  | 12 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 13 | $\overline{\text { DTA }}$ drive high to HiZ | $\mathrm{t}_{\text {AKZ }}$ |  |  | 8 | ns |  |
| Note 1: High impedance is measured by pulling to the appropriate rail with $\mathrm{R}_{\mathrm{L}}$, with timing corrected to cancel time taken to discharge $\mathrm{C}_{\mathrm{L}}$. <br> Note 2: A delay of $500 \mu \mathrm{~s}$ to 2 ms (see Section 17.2 on page 46) must be applied before the first microprocessor access is performed after the RESET pin is set high. |  |  |  |  |  |  |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 26 - Motorola Non-Multiplexed Bus Timing - Read Access

AC Electrical Characteristics ${ }^{\dagger}$ - Motorola Non-Multiplexed Bus Mode - Write Access

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units | Test Conditions ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{CS}}$ de-asserted time | $\mathrm{t}_{\text {CSD }}$ | 15 |  |  | ns |  |
| 2 | $\overline{\overline{D S}}$ de-asserted time | $\mathrm{t}_{\text {DSD }}$ | 15 |  |  | ns |  |
| 3 | $\overline{\mathrm{CS}}$ setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\mathrm{Css}}$ | 0 |  |  | ns |  |
| 4 | $\mathrm{R} / \overline{\mathrm{W}}$ setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\text {RWS }}$ | 10 |  |  | ns |  |
| 5 | Address setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\text {AS }}$ | 5 |  |  | ns |  |
| 6 | Data setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\mathrm{DS}}$ | 0 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 7 | $\overline{\mathrm{CS}}$ hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\mathrm{CSH}}$ | 0 |  |  | ns |  |
| 8 | $\mathrm{R} / \overline{\mathrm{W}}$ hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\text {RWH }}$ | 0 |  |  | ns |  |
| 9 | Address hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\mathrm{AH}}$ | 0 |  |  | ns |  |
| 10 | Data hold from $\overline{\mathrm{DS}}$ rising | ${ }^{\text {t }}$ DH | 5 |  |  | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 11 | Acknowledgement delay time. From $\overline{\mathrm{DS}}$ low to $\overline{\mathrm{DTA}}$ low: Registers Memory | $\mathrm{t}_{\text {AKD }}$ |  |  | $\begin{gathered} 55 \\ 150 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |
| 12 | Acknowledgement hold time. From $\overline{\text { DS }}$ high to DTA high | $\mathrm{t}_{\text {AKH }}$ | 4 |  | 12 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & (\text { Note 1) } \end{aligned}$ |
| 13 | $\overline{\text { DTA }}$ drive high to HiZ | $\mathrm{t}_{\text {AKZ }}$ |  |  | 8 | ns |  |
| Note 1: High impedance is measured by pulling to the appropriate rail with $\mathrm{R}_{\mathrm{L}}$, with timing corrected to cancel time taken to discharge $\mathrm{C}_{\mathrm{L}}$. <br> Note 2: A delay of $500 \mu \mathrm{~s}$ to 2 ms (see Section 17.2 on page 46) must be applied before the first microprocessor access is performed after the RESET pin is set high. |  |  |  |  |  |  |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 27 - Motorola Non-Multiplexed Bus Timing - Write Access

AC Electrical Characteristics ${ }^{\dagger}$ - Intel Non-Multiplexed Bus Mode - Read Access

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units | Test Conditions ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{CS}}$ de-asserted time | $\mathrm{t}_{\mathrm{CSD}}$ | 15 |  |  | ns |  |
| 2 | $\overline{\mathrm{RD}}$ setup to $\overline{\mathrm{CS}}$ falling | $\mathrm{t}_{\mathrm{RS}}$ | 10 |  |  | ns |  |
| 3 | $\overline{\mathrm{WR}}$ setup to $\overline{\mathrm{CS}}$ falling | $\mathrm{t}_{\text {ws }}$ | 10 |  |  | ns |  |
| 4 | Address setup to $\overline{\mathrm{CS}}$ falling | $\mathrm{t}_{\text {AS }}$ | 5 |  |  | ns |  |
| 5 | $\overline{\mathrm{RD}}$ hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\mathrm{RH}}$ | 0 |  |  | ns |  |
| 6 | $\overline{\mathrm{WR}}$ hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\mathrm{WH}}$ | 0 |  |  | ns |  |
| 7 | Address hold after $\overline{C S}$ rising | $\mathrm{t}_{\text {AH }}$ | 0 |  |  | ns |  |
| 8 | Data setup to RDY high | $\mathrm{t}_{\text {DS }}$ | 8 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 9 | Data hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\text {DH }}$ | 7 |  |  | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 10 | Acknowledgement delay time. From $\overline{C S}$ low to RDY high: Registers Memory | $\mathrm{t}_{\text {AKD }}$ |  |  | $\begin{gathered} 75 \\ 185 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |
| 11 | Acknowledgement hold time. From CS high to RDY low | $\mathrm{t}_{\text {AKH }}$ | 4 |  | 12 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 12 | RDY drive low to HiZ | $\mathrm{t}_{\text {AKZ }}$ |  |  | 8 | ns |  |
| Note 1: High impedance is measured by pulling to the appropriate rail with $\mathrm{R}_{\mathrm{L}}$, with timing corrected to cancel time taken to discharge $\mathrm{C}_{\mathrm{L}}$. <br> Note 2: A delay of $500 \mu \mathrm{~s}$ to 2 ms (see Section 17.2 on page 46) must be applied before the first microprocessor access is performed after the RESET pin is set high. | 1: High impedance is measured by pulling to the appropriate rail with $R_{L}$, with timing corrected to cancel time taken to discharge $\mathrm{C}_{\mathrm{L}}$. <br> 2: A delay of $500 \mu \mathrm{~s}$ to 2 ms (see Section 17.2 on page 46) must be applied before the first microprocessor access is performed after the RESET pin is set high. |  |  |  |  |  |  |



Figure 28 - Intel Non-Multiplexed Bus Timing - Read Access

AC Electrical Characteristics ${ }^{\dagger}$ - Intel Non-Multiplexed Bus Mode - Write Access

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units | Test Conditions ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{CS}}$ de-asserted time | $\mathrm{t}_{\mathrm{CSD}}$ | 15 |  |  | ns |  |
| 2 | $\overline{\mathrm{WR}}$ setup to $\overline{\mathrm{CS}}$ falling | $\mathrm{t}_{\text {ws }}$ | 10 |  |  | ns |  |
| 3 | $\overline{\mathrm{RD}}$ setup to $\overline{\mathrm{CS}}$ falling | $\mathrm{t}_{\text {RS }}$ | 10 |  |  | ns |  |
| 4 | Address setup to $\overline{\mathrm{CS}}$ falling | $\mathrm{t}_{\text {AS }}$ | 5 |  |  | ns |  |
| 5 | Data setup to $\overline{\mathrm{CS}}$ falling | $t_{\text {DS }}$ | 0 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 6 | $\overline{\mathrm{WR}}$ hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\mathrm{WH}}$ | 0 |  |  | ns |  |
| 7 | $\overline{\mathrm{RD}}$ hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\mathrm{RH}}$ | 0 |  |  | ns |  |
| 8 | Address hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\mathrm{AH}}$ | 10 |  |  | ns |  |
| 9 | Data hold after $\overline{\overline{C S}}$ rising | $\mathrm{t}_{\mathrm{DH}}$ | 5 |  |  | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 10 | Acknowledgement delay time. From CS low to RDY high: <br> Registers Memory | ${ }^{\text {t }}$ AKD |  |  | $\begin{gathered} 55 \\ 150 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |
| 11 | Acknowledgement hold time. From CS high to RDY low | $\mathrm{t}_{\text {AKH }}$ | 4 |  | 12 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 12 | RDY drive low to HiZ | $\mathrm{t}_{\text {AKZ }}$ |  |  | 8 | ns |  |
| Note 1: High impedance is measured by pulling to the appropriate rail with $\mathrm{R}_{\mathrm{L}}$, with timing corrected to cancel time taken to discharge $\mathrm{C}_{\mathrm{L}}$. <br> Note 2: A delay of $500 \mu \mathrm{~s}$ to 2 ms (Section 17.2 on page 46 ) must be applied before the first microprocessor access is performed after the RESET pin is set high. |  |  |  |  |  |  |  |



Figure 29 - Intel Non-Multiplexed Bus Timing - Write Access

## AC Electrical Characteristics ${ }^{\dagger}$ - JTAG Test Port Timing

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TCK Clock Period | $\mathrm{t}_{\text {TCKP }}$ | 100 |  |  | ns |  |
| 2 | TCK Clock Pulse Width High | $\mathrm{t}_{\text {TCKH }}$ | 20 |  |  | ns |  |
| 3 | TCK Clock Pulse Width Low | $\mathrm{t}_{\text {TCKL }}$ | 20 |  |  | ns |  |
| 4 | TMS Set-up Time | $\mathrm{t}_{\text {TMSS }}$ | 10 |  |  | ns |  |
| 5 | TMS Hold Time | $\mathrm{t}_{\text {TMSH }}$ | 10 |  |  | ns |  |
| 6 | TDi Input Set-up Time | $\mathrm{t}_{\text {TDIS }}$ | 20 |  |  | ns |  |
| 7 | TDi Input Hold Time | $\mathrm{t}_{\text {TDIH }}$ | 60 |  |  | ns |  |
| 8 | TDo Output Delay | $\mathrm{t}_{\text {TDOD }}$ |  |  | 30 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 9 | TRST pulse width | $\mathrm{t}_{\text {TRSTW }}$ | 200 |  |  | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 30 - JTAG Test Port Timing Diagram
AC Electrical Characteristics ${ }^{\dagger}$ - OSCi 20 MHz Input Timing

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Notes $^{\ddagger}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Input frequency accuracy |  | -32 |  | 32 <br> 100 | ppm <br> ppm | Stratum 4E <br> Relaxed Stratum 4E |
| 2 | Duty cycle |  | 40 |  | 60 | $\%$ | 1 |
| 3 | Input rise or fall time | $\mathrm{t}_{\mathrm{R},}, \mathrm{t}_{\mathrm{IF}}$ |  |  | 3 | ns | 14 |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ See "Performance Characteristics Notes" on page 119.

## AC Electrical Characteristics ${ }^{\dagger}$ - FPi and CKi Timing when CKIN1-0 bits $=00$ (16.384 MHz)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPi Input Frame Pulse Width | $\mathrm{t}_{\text {FPIW }}$ | 40 | 61 | 115 | ns |  |
| 2 | FPi Input Frame Pulse Setup Time | $\mathrm{t}_{\text {FPIS }}$ | 20 |  |  | ns |  |
| 3 | FPi Input Frame Pulse Hold Time | $\mathrm{t}_{\text {FPIH }}$ | 20 |  |  | ns |  |
| 4 | CKi Input Clock Period | $\mathrm{t}_{\text {CKIP }}$ | 55 | 61 | 67 | ns |  |
| 5 | CKi Input Clock High Time | $\mathrm{t}_{\text {CKIH }}$ | 27 |  | 34 | ns |  |
| 6 | CKi Input Clock Low Time | $\mathrm{t}_{\text {CKIL }}$ | 27 |  | 34 | ns |  |
| 7 | CKi Input Clock Rise/Fall Time | $\mathrm{t}_{\mathrm{r}}$ CKi, $\mathrm{t}_{\mathrm{f}}$ CKi |  |  | 3 | ns |  |
| 8 | CKi Input Clock Cycle to Cycle Variation | $\mathrm{t}_{\text {CVC }}$ | 0 |  | 20 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics ${ }^{\dagger}$ - FPi and CKi Timing when CKIN1-0 bits $=\mathbf{0 1}$ ( 8.192 MHz )

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\prime}$ | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPi Input Frame Pulse Width | $\mathrm{t}_{\text {FPIW }}$ | 90 | 122 | 220 | ns |  |
| 2 | FPi Input Frame Pulse Setup Time | $\mathrm{t}_{\text {FPIS }}$ | 45 |  |  | ns |  |
| 3 | FPi Input Frame Pulse Hold Time | $\mathrm{t}_{\text {FPIH }}$ | 45 |  |  | ns |  |
| 4 | CKi Input Clock Period | $\mathrm{t}_{\text {CKIP }}$ | 110 | 122 | 135 | ns |  |
| 5 | CKi Input Clock High Time | $\mathrm{t}_{\text {CKIH }}$ | 55 |  | 69 | ns |  |
| 6 | CKi Input Clock Low Time | $\mathrm{t}_{\text {CKIL }}$ | 55 |  | 69 | ns |  |
| 7 | CKi Input Clock Rise/Fall Time | $\mathrm{t}_{\mathrm{r}}$ CKi, $\mathrm{t}_{\mathrm{f}} \mathrm{CKi}$ |  |  | 3 | ns |  |
| 8 | CKi Input Clock Cycle to Cycle Variation | $\mathrm{t}_{\text {CVC }}$ | 0 |  | 20 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

## AC Electrical Characteristics ${ }^{\dagger}$ - FPi and CKi Timing when CKIN1-0 bits $\mathbf{= 1 0 ( 4 . 0 9 6 ~ M H z )}$

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPi Input Frame Pulse Width | $\mathrm{t}_{\text {FPIW }}$ | 90 | 244 | 420 | ns |  |
| 2 | FPi Input Frame Pulse Setup Time | $\mathrm{t}_{\text {FPIS }}$ | 110 |  |  | ns |  |
| 3 | FPi Input Frame Pulse Hold Time | $\mathrm{t}_{\text {FPIH }}$ | 110 |  |  | ns |  |
| 4 | CKi Input Clock Period | $\mathrm{t}_{\text {CKIP }}$ | 220 | 244 | 270 | ns |  |
| 5 | CKi Input Clock High Time | $\mathrm{t}_{\text {CKIH }}$ | 110 |  | 135 | ns |  |
| 6 | CKi Input Clock Low Time | $\mathrm{t}_{\text {CKIL }}$ | 110 |  | 135 | ns |  |
| 7 | CKi Input Clock Rise/Fall Time | $\mathrm{t}_{\text {CKi, }} \mathrm{t}_{\mathrm{f}}$ CKi |  |  | 3 | ns |  |
| 8 | CKi Input Clock Cycle to Cycle Variation | $\mathrm{t}_{\text {CVC }}$ | 0 |  | 20 | ns |  |

[^0]$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 31 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)


Figure 32 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)

AC Electrical Characteristics ${ }^{\dagger}$ - ST-BUS/GCI-Bus Input Timing

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | STi Setup Time |  |  |  |  |  |  |
|  | 2.048 Mbps | $\mathrm{t}_{\text {SIS2 }}$ | 5 |  |  | ns |  |
|  | 4.096 Mbps |  | $\mathrm{t}_{\text {SIS4 }}$ | 5 |  |  | ns |
|  | 8.192 Mbps | $\mathrm{t}_{\text {SIS8 }}$ | 5 |  |  | ns |  |
|  | 16.384 Mbps | $\mathrm{t}_{\text {SIS16 }}$ |  |  |  | ns |  |
| 2 | STi Hold Time |  |  |  |  |  |  |
|  | 2.048 Mbps | $\mathrm{t}_{\text {SIH2 }}$ | 8 |  |  | ns |  |
| 4.096 Mbps |  | $\mathrm{t}_{\text {SIH4 }}$ | 8 |  |  | ns |  |
|  | 8.192 Mbps |  | $\mathrm{t}_{\text {SIH8 }}$ | 8 |  |  | ns |
|  | 16.384 Mbps |  |  |  |  |  |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 33 - ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps


Figure 34 - ST-BUS Input Timing Diagram when Operated at 16 Mbps


Figure $\mathbf{3 5 - G C I}$-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps


Figure 36-GCI-Bus Input Timing Diagram when Operated at 16 Mbps

AC Electrical Characteristics ${ }^{\dagger}$ - ST-BUS/GCI-Bus Output Timing

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | STio Delay - Active to Active |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
|  | @2.048 Mbps | $\mathrm{t}_{\text {SOD2 }}$ | 1 |  | 8 | ns | Master Mode |
|  | @4.096 Mbps | $\mathrm{t}_{\text {SOD4 }}$ | 1 |  | 8 | ns |  |
|  | @8.192 Mbps | $\mathrm{t}_{\text {SOD8 }}$ | 1 |  | 8 | ns |  |
|  | @16.384 Mbps | $\mathrm{t}_{\text {SOD16 }}$ | 1 |  | 8 | ns |  |
|  | @2.048 Mbps | $t_{\text {SOD2 }}$ | 0 |  | 6 | ns | Multiplied Slave Mode |
|  | @4.096 Mbps | $\mathrm{t}_{\text {SOD4 }}$ | 0 |  | 6 | ns |  |
|  | @8.192 Mbps | $\mathrm{t}_{\text {SOD8 }}$ | 0 |  | 6 | ns |  |
|  | @16.384 Mbps | $\mathrm{t}_{\text {SOD16 }}$ | 0 |  | 6 | ns |  |
|  | @2.048 Mbps | $t_{\text {SOD2 }}$ | -6 |  | 0 | ns | Divided Slave Mode |
|  | @4.096 Mbps | $\mathrm{t}_{\text {SOD4 }}$ | -6 |  | 0 | ns |  |
|  | @8.192 Mbps | $\mathrm{t}_{\text {SOD8 }}$ | -6 |  | 0 | ns |  |
|  | @16.384 Mbps | $\mathrm{t}_{\text {SOD16 }}$ | -6 |  | 0 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 37 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps


Figure 38 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps

## AC Electrical Characteristics ${ }^{\dagger}$ - ST-BUS/GCI-Bus Output Tristate Timing

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Test Conditions* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | STio Delay - Active to High-Z | $t_{\text {DZ }}$ | $\begin{aligned} & -2 \\ & -3 \\ & -8 \end{aligned}$ |  | $\begin{aligned} & 8 \\ & 7 \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ | Master Mode Multiplied Slave Mode Divided Slave Mode |
| 2 | STio Delay - High-Z to Active | $\mathrm{t}_{\mathrm{zD}}$ | $\begin{aligned} & -2 \\ & -3 \\ & -8 \end{aligned}$ |  | $\begin{aligned} & 8 \\ & 7 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ | Master Mode Multiplied Slave Mode Divided Slave Mode |
| 3 | Output Drive Enable (ODE) Delay - High-Z to Active <br> CKi @ 4.096 MHz <br> CKi @ 8.192 MHz <br> CKi @ 16.384 MHz | $\mathrm{t}_{\text {ZD_ODE }}$ |  |  | $\begin{gathered} 77 \\ 260 \\ 138 \\ 77 \end{gathered}$ | ns <br> ns <br> ns <br> ns | Master or Multiplied Slave Mode Divided Slave Mode |
| 4 | Output Drive Enable (ODE) Delay <br> - Active to High-Z <br> CKi @ 4.096 MHz <br> CKi @ 8.192 MHz <br> CKi @ 16.384 MHz | $\mathrm{t}_{\text {DZ_ODE }}$ |  |  | $\begin{gathered} 77 \\ 260 \\ 138 \\ 77 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ | Master or Multiplied Slave Mode Divided Slave Mode |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.

* Test condition is $R_{L}=1 \mathrm{k}, C_{L}=30 \mathrm{pF}$; high impedance is measured by pulling to the appropriate rail with $R_{L}$, with timing corrected to cancel the time taken to discharge $\mathrm{C}_{\mathrm{L}}$.


Figure 39 - Serial Output and External Control


Figure 40 - Output Drive Enable (ODE)

AC Electrical Characteristics ${ }^{\dagger}$ - Slave Mode Input/Output Frame Boundary Alignment

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Input and Output Frame Offset in <br> Divided Slave Mode | t $_{\text {FBOS }}$ | 5 |  | 13 | ns |  |
| 2 | Input and Output Frame Offset in <br> Multiplied Slave Mode | t $_{\text {FBOS }}$ | 2 |  | 10 | ns | Input reference jitter is <br> equal to zero. |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 41 - Input and Output Frame Boundary Offset


Figure 42 - FPoO and CKoO or FPo3 and CKo3 (4.096 MHz) Timing Diagram

AC Electrical Characteristics ${ }^{\dagger}$ - FPoO and CKoO or FPo3 and CKo3 (4.096 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo0 Output Pulse Width | $\mathrm{t}_{\text {FPWO }}$ | 239 | 244 | 249 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo0 Output Delay from the FPo0 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODFO }}$ | 117 |  | 127 | ns |  |
| 3 | FPo0 Output Delay from the output frame boundary to the FPoO rising edge | $\mathrm{t}_{\text {FODR0 }}$ | 117 |  | 127 | ns |  |
| 4 | CKo0 Output Clock Period | $\mathrm{t}_{\text {CKP0 }}$ | 239 | 244 | 249 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo0 Output High Time | $\mathrm{t}_{\text {CKHO }}$ | 117 |  | 127 | ns |  |
| 6 | CKo0 Output Low Time | $\mathrm{t}_{\text {CKLO }}$ | 117 |  | 127 | ns |  |
| 7 | CKo0 Output Rise/Fall Time | $\mathrm{t}_{\text {rCKO }}, \mathrm{t}_{\text {fCKO }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.
AC Electrical Characteristics ${ }^{\dagger}$ - $\mathrm{FPoO}^{2}$ and CKoO or FPo3 and CKo3 ( 4.096 MHz ) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\text { }}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo0 Output Pulse Width | $\mathrm{t}_{\text {FPWO }}$ | 218 | 244 | 270 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo0 Output Delay from the FPo0 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODFO }}$ | 117 |  | 127 | ns |  |
| 3 | FPo0 Output Delay from the output frame boundary to the FPoO rising edge | $\mathrm{t}_{\text {FODRO }}$ | 97 |  | 146 | ns |  |
| 4 | CKo0 Output Clock Period | $\mathrm{t}_{\text {CKP0 }}$ | 218 | 244 | 270 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo0 Output High Time | $\mathrm{t}_{\text {CKHO }}$ | 117 |  | 127 | ns |  |
| 6 | CKo0 Output Low Time | $\mathrm{t}_{\text {CKLO }}$ | 97 |  | 146 | ns |  |
| 7 | CKo0 Output Rise/Fall Time | $\mathrm{t}_{\mathrm{rCKO}}, \mathrm{t}_{\text {fCK0 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 43 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram

AC Electrical Characteristics ${ }^{\dagger}$ - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Master Mode, Divided Slave Mode, or $^{\text {( }}$ Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo1 Output Pulse Width | $\mathrm{t}_{\text {FPW1 }}$ | 117 | 122 | 127 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo1 Output Delay from the FPo1 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF1 }}$ | 56 |  | 66 | ns |  |
| 3 | FPo1 Output Delay from the output frame boundary to the FPo1 rising edge | $\mathrm{t}_{\text {FODR1 }}$ | 56 |  | 66 | ns |  |
| 4 | CKo1 Output Clock Period | $\mathrm{t}_{\text {CKP1 }}$ | 117 | 122 | 127 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo1 Output High Time | $\mathrm{t}_{\text {CKH } 1}$ | 56 |  | 66 | ns |  |
| 6 | CKo1 Output Low Time | $\mathrm{t}_{\text {CKL1 }}$ | 56 |  | 66 | ns |  |
| 7 | CKo1 Output Rise/Fall Time | $\mathrm{t}_{\text {CKK1 }}, \mathrm{t}_{\text {fCK1 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics ${ }^{\dagger}$ - $\mathrm{FPo}^{\prime}$ and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\text { }}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo1 Output Pulse Width | $\mathrm{t}_{\text {FPW1 }}$ | 106 | 122 | 127 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo1 Output Delay from the FPo1 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF1 }}$ | 56 |  | 66 | ns |  |
| 3 | FPo1 Output Delay from the output frame boundary to the FPo1 rising edge | $\mathrm{t}_{\text {FODR1 }}$ | 46 |  | 66 | ns |  |
| 4 | CKo1 Output Clock Period | $\mathrm{t}_{\text {CKP1 }}$ | 106 | 122 | 148 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo1 Output High Time | $\mathrm{t}_{\text {CKH1 }}$ | 46 |  | 87 | ns |  |
| 6 | CKo1 Output Low Time | $\mathrm{t}_{\text {CKL1 }}$ | 46 |  | 66 | ns |  |
| 7 | CKo1 Output Rise/Fall Time | $\mathrm{trCK1}, \mathrm{t}_{\text {fCK1 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram
 Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo2 Output Pulse Width | $\mathrm{t}_{\text {FPW2 }}$ | 56 | 61 | 66 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo2 Output Delay from the FPo2 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF2 }}$ | 25 |  | 36 | ns |  |
| 3 | FPo2 Output Delay from the output frame boundary to the FPo2 rising edge | $\mathrm{t}_{\text {FODR2 }}$ | 25 |  | 36 | ns |  |
| 4 | CKo2 Output Clock Period | $\mathrm{t}_{\text {CKP2 }}$ | 56 | 61 | 66 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo2 Output High Time | $\mathrm{t}_{\text {CKH2 }}$ | 25 |  | 36 | ns |  |
| 6 | CKo2 Output Low Time | $\mathrm{t}_{\text {CKL2 }}$ | 25 |  | 36 | ns |  |
| 7 | CKo2 Output Rise/Fall Time | $\mathrm{t}_{\text {CKK2 }}, \mathrm{t}_{\text {fCK2 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.
AC Electrical Characteristics ${ }^{\dagger}$ - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo2 Output Pulse Width | $\mathrm{t}_{\text {FPW2 }}$ | 56 | 61 | 66 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo2 Output Delay from the FPo2 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF2 }}$ | 25 |  | 36 | ns |  |
| 3 | FPo2 Output Delay from the output frame boundary to the FPo2 rising edge | $\mathrm{t}_{\text {FODR2 }}$ | 25 |  | 36 | ns |  |
| 4 | CKo2 Output Clock Period | $\mathrm{t}_{\text {CKP2 }}$ | 47 | 61 | 76 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo2 Output High Time | $\mathrm{t}_{\text {CKH2 }}$ | 17 |  | 43 | ns |  |
| 6 | CKo2 Output Low Time | $\mathrm{t}_{\text {CKL2 }}$ | 17 |  | 43 | ns |  |
| 7 | CKo2 Output Rise/Fall Time | $\mathrm{t}_{\mathrm{rCK}}$, $\mathrm{t}_{\text {fCK2 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 45 - FPo3 and CKo3 ( 32.768 MHz ) Timing Diagram

AC Electrical Characteristics ${ }^{\dagger}$ - $\mathrm{FPo}^{2}$ and CKo3 ( 32.768 MHz ) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo3 Output Pulse Width | $\mathrm{t}_{\text {FPW3 }}$ | 27 | 30.5 | 34 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo3 Output Delay from the FPo3 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF3 }}$ | 10 |  | 18 | ns |  |
| 3 | FPo3 Output Delay from the output frame boundary to the FPo3 rising edge | $\mathrm{t}_{\text {FODR3 }}$ | 12 |  | 21 | ns |  |
| 4 | CKo3 Output Clock Period | $\mathrm{t}_{\text {CKP3 }}$ | 27 | 30.5 | 34 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo3 Output High Time | $\mathrm{t}_{\text {CKH3 }}$ | 12 |  | 19 | ns |  |
| 6 | CKo3 Output Low Time | $\mathrm{t}_{\text {CKL3 }}$ | 12 |  | 19 | ns |  |
| 7 | CKo3 Output Rise/Fall Time | $\mathrm{t}_{\text {CCK3 }}, \mathrm{t}_{\text {fCK3 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.
AC Electrical Characteristics ${ }^{\dagger}$ - FPo3 and CKo3 ( 32.768 MHz ) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\text { }}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo3 Output Pulse Width | $\mathrm{t}_{\text {FPW3 }}$ | 27 | 30.5 | 34 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo3 Output Delay from the FPo3 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF3 }}$ | 12 |  | 19 | ns |  |
| 3 | FPo3 Output Delay from the output frame boundary to the FPo3 rising edge | $\mathrm{t}_{\text {FODR3 }}$ | 12 |  | 19 | ns |  |
| 4 | CKo3 Output Clock Period | $\mathrm{t}_{\mathrm{CKP} 3}$ | 17 | 30.5 | 44 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo3 Output High Time | $\mathrm{t}_{\text {CKH3 }}$ | 5 |  | 29 | ns |  |
| 6 | CKo3 Output Low Time | $\mathrm{t}_{\mathrm{CKL3}}$ | 12 |  | 18 | ns |  |
| 7 | CKo3 Output Rise/Fall Time | $\mathrm{t}_{\mathrm{rCK}}{ }^{\text {, }} \mathrm{t}_{\text {fCK3 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 46 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)
AC Electrical Characteristics ${ }^{\dagger}$ - CKo4 ( 1.544 MHz ) Timing (Only when DPLL is active)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\text { }}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CKo4 Output Clock Period | $\mathrm{t}_{\text {CKP4 }}$ | 645 | 648 | 650 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | CKo4 Output High Time | $\mathrm{t}_{\text {CKH4 }}$ | 320 | 324 | 327 | ns |  |
| 3 | CKo4 Output Low Time | $\mathrm{t}_{\text {CKL4 }}$ | 320 | 324 | 327 | ns |  |
| 4 | CKo4 Output Rise/Fall Time | $\mathrm{trCK4}, \mathrm{t}_{\text {fCK4 }}$ |  |  | 5 | ns |  |

AC Electrical Characteristics ${ }^{\dagger}$ - CKo4 (2.048 MHz) Timing (Only when DPLL is active)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\text { }}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CKo4 Output Clock Period | $\mathrm{t}_{\text {CKP4 }}$ | 485 | 488 | 492 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | CKo4 Output High Time | $\mathrm{t}_{\text {cKH4 }}$ | 241 | 244 | 247 | ns |  |
| 3 | CKo4 Output Low Time | $\mathrm{t}_{\text {CKL4 }}$ | 241 | 244 | 247 | ns |  |
| 4 | CKo4 Output Rise/Fall Time | $\mathrm{t}_{\mathrm{rCK} 4}, \mathrm{t}_{\text {fCK }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 47 - CKo5 Timing Diagram (19.44 MHz)

## AC Electrical Characteristics ${ }^{\dagger}$ - CKo5 (19.44 MHz) Timing (Only when DPLL is active)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo5 Output Pulse Width | $\mathrm{t}_{\text {FPW5 }}$ | 49 | 51 | 55 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo5 Output Delay from the FPo5 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF5 }}$ | 22 | 25 | 28 | ns |  |
| 3 | FPo5 Output Delay from the output frame boundary to the FPo5 rising edge | $\mathrm{t}_{\text {FODR5 }}$ | 21 | 25 | 32 | ns |  |
| 4 | CKo5 Output Clock Period | $\mathrm{t}_{\text {CKP5 }}$ | 50 | 51 | 53 | ns |  |
| 5 | CKo5 Output High Time | $\mathrm{t}_{\text {CKH5 }}$ | 23 | 25 | 27 | ns |  |
| 6 | CKo5 Output Low Time | $\mathrm{t}_{\text {CKL5 }}$ | 24 | 25 | 28 | ns |  |
| 7 | CKo5 Output Rise/Fall Time | $\mathrm{trCK5}, \mathrm{t}_{\text {fCK5 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics ${ }^{\dagger}$ - REF0-3 Reference Input to CKo Output Timing

|  | Characteristic | Sym. | Min. | Max. | Units | Notes $\ddagger$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | Minimum Input Pulse Width High or Low | $\mathrm{t}_{\mathrm{RPM}}$ | 16 |  | ns | $1,2,3,14$ |
| 2 | Input Rise or Fall Time | $\mathrm{t}_{\mathrm{IR}}$, (or $\left.\mathrm{t}_{\mathrm{IF}}\right)$ |  | 5 | ns |  |
| 3 | REF input to CKo0 output delay (no input jitter) | $\mathrm{t}_{\mathrm{RD}}$ |  |  |  |  |
|  | REF @ $8 \mathrm{kHz}, 2.048,4.096,8.192,16.384 \mathrm{MHz}$ |  | -7 | 0 | ns |  |
|  | REF @ 1.544 MHz |  | 6 | 15 | ns |  |
|  | REF @ 19.44 MHz |  | -10 | -2 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ See "Performance Characteristics Notes" on page 119.


Figure 48-REF0-3 Reference Input/Output Timing

AC Electrical Characteristics ${ }^{\dagger}$ - Master Mode Output Timing

|  | Characteristic | Sym. | Min. | Max. | Units | Notes $\ddagger$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CKo0 to CKo1 (8.192 MHz) delay | $\mathrm{t}_{\mathrm{C} 1 \mathrm{D}}$ | -1 | 2 | ns | 1-5,14 |
| 2 | CKo0 to CKo2 (16.384 MHz) delay | $\mathrm{t}_{\mathrm{C} 2 \mathrm{D}}$ | -1 | 3 | ns |  |
| 3 | CKoO to CKo3 <br> (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay | $\mathrm{t}_{\mathrm{C} 3 \mathrm{D}}$ | -4 | 0 | ns |  |
| 4 | CKo0 to CKo4 (1.544 MHz/2.048 MHz) delay CKo4 @ 1.544 MHz CKo4 @ 2.048 MHz | $\mathrm{t}_{\mathrm{C} 4 \mathrm{D}}$ | $\begin{gathered} -12 \\ -2 \end{gathered}$ | $\begin{gathered} -7 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |  |
| 5 | CKo0 to CKo5 (19.44 MHz) delay | $t_{C 5 D}$ | 6 | 12 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ See "Performance Characteristics Notes" on page 119.
AC Electrical Characteristics ${ }^{\dagger}$ - Divided Slave Mode Output Timing

|  | Characteristic | Sym. | Min. | Max. | Units | Notes $\ddagger$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | CKo0 to CKo1 (8.192 MHz) delay | $\mathrm{t}_{\mathrm{C} 1 \mathrm{D}}$ | -1 | 2 | ns | $1-5,14$ |
| 2 | CKo0 to CKo2 (16.384 MHz) delay | $\mathrm{t}_{\mathrm{C} 2 \mathrm{D}}$ | -1 | 3 | ns |  |
| 3 | CKo0 to CKo3 <br> $(16.384 ~ M H z / 8.192 ~ M H z / 4.096 ~ M H z) ~ d e l a y ~$ | $\mathrm{t}_{\mathrm{C} 3 \mathrm{D}}$ | -2 | 2 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ See "Performance Characteristics Notes" on page 119.
AC Electrical Characteristics ${ }^{\dagger}$ - Multiplied Slave Mode Output Timing

|  | Characteristic | Sym. | Min. | Max. | Units | Notes $\ddagger$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | CKo0 to CKo1 (8.192 MHz) delay | $\mathrm{t}_{\mathrm{C} 1 \mathrm{D}}$ | -1 | 2 | ns | $1-5,14$ |
| 2 | CKo0 to CKo2 (16.384 MHz) delay | $\mathrm{t}_{\mathrm{C} 2 \mathrm{D}}$ | -1 | 3 | ns |  |
| 3 | CKo0 to CKo3 <br> $(32.768 \mathrm{MHz} / 16.384 \mathrm{MHz} / 8.192 \mathrm{MHz} / 4.096 \mathrm{MHz})$ delay | $\mathrm{t}_{\mathrm{C} 3 \mathrm{D}}$ | -1 | 3 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ See "Performance Characteristics Notes" on page 119.


Figure 49 - Output Timing (ST-BUS Format)

DPLL Performance Characteristics $\dagger$ - Accuracy \& Switching

|  | Characteristics | Min. | Max. | Units | Conditions/ <br> Notes $\ddagger$ |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | Freerun Accuracy | -0.003 | 0 | ppm | $1,5,7$ |
| 2 | Initial Holdover Frequency Stability | -0.03 | 0.03 | ppm | $1,4,8$ |
| 3 | Pull-in/Hold-in Range (Stratum 4E) | -260 | 260 | ppm | $1,3,7,9$ |
| 4 | Reference Far Hysteresis Limit (Stratum 4E) | -82.5 | 82.5 | ppm | $1,3,7,9,12$ |
| 5 | Reference Near Hysteresis Limit (Stratum 4E) | -64.5 | 64.5 | ppm |  |
| 6 | Reference Far Hysteresis Limit (Relaxed Stratum 4E) | -248 | 248 | ppm | $1,3,7,9,13$ |
| 7 | Reference Near Hysteresis Limit (Relaxed Stratum 4E) | -242 | 242 | ppm |  |
| 8 | Output phase continuity for reference switch ${ }^{1}$ |  | 31 | ns | 11 |
| 9 | Normal output phase alignment speed (phase slope) |  | 56 | $\mu \mathrm{~s} / \mathrm{s}$ | 10 |
| 10 | Normal phase lock time ${ }^{2}$ |  | 75 | s | $1,3,7,9,10$ |

1. Reference switching to normal, holdover, or freerun mode
2. -32 to +32 ppm locking
$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ See "Performance Characteristics Notes" on page 119.

DPLL Performance Characteristics $\dagger$ - Output Jitter Generation (Unfiltered except for CKo5)

|  | Characteristics | Typ. ${ }^{\text { }}$ | Units | Conditions/Notes* |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Jitter at CKoO and CKo3 (4.096 MHz) | 810 | ps-pp | 1-6,14 |
| 2 | Jitter at CKo1 and CKo3 (8.192 MHz) | 800 | ps-pp |  |
| 3 | Jitter at CKo2 and CKo3 (16.384 MHz) | 710 | ps-pp |  |
| 4 | Jitter at CKo3 (4.096, 8.192, 16.384, or 32.768 MHz ) | 670 | ps-pp |  |
| 5 | $\begin{aligned} & \text { Jitter at CKo4 (1.544 MHz or } 2.048 \mathrm{MHz}) \\ & 1.544 \mathrm{MHz} \\ & 2.048 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 1060 \\ 630 \end{gathered}$ | $\begin{aligned} & \text { ps-pp } \\ & \text { ps-pp } \end{aligned}$ |  |
| 6 | Jitter at CKo5 (19.44 MHz) unfiltered jitter $500 \mathrm{~Hz}-1.3 \mathrm{MHz}$ jitter $65 \mathrm{kHz}-1.3 \mathrm{MHz}$ jitter $12 \mathrm{kHz}-1.3 \mathrm{MHz}$ jitter | $\begin{aligned} & 770 \\ & 540 \\ & 460 \\ & 510 \end{aligned}$ | ps-pp <br> ps-pp <br> ps-pp <br> ps-pp |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

* See "Performance Characteristics Notes" on page 119.


## Performance Characteristics Notes

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}$ CORE at 1.8 V and $\mathrm{V}_{\mathrm{DD}}$ IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

1. Jitter on master clock input (XIN) is 100 ps pp or less.
2. Jitter on reference input (REF0-3) is 2 ns pp or less.
3. Normal Mode selected.
4. Holdover Mode selected.
5. Freerun Mode selected.
6. Jitter is measured without an output filter.
7. Accuracy of master clock input (XIN) is 0 ppm .
8. Accuracy of master clock input (XIN) is 100 ppm .
9. Capture range is $+/-260 \mathrm{ppm}$; inaccuracy of XIN shifts this range.
10. Phase alignment speed (phase slope) is programmed to $7 \mathrm{~ns} / 125 \mu \mathrm{~s}$.
11. Any input reference switch or state switch (i.e. REF0 to REF3, Normal to Holdover, etc.).
12. Multi-period near limits and far limits are programmed to $+/-64.713 \mathrm{ppm} \&+/-82.487 \mathrm{ppm}$ respectively. (ST4_LIM $=1$ )
13. Multi-period near limits and far limits are programmed to +/-240ppm \& +/-250ppm respectively. (ST4_LIM = 0)
14. 30 pF load on output pin.



## For more information about all Zarlink products visit our Web Site at

 www.zarlink.comInformation relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's $I^{2} \mathrm{C}$ components conveys a licence under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent rights to use these components in and $\mathrm{I}^{2} \mathrm{C}$ System, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE


[^0]:    $\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.

