

## M21408/M21418/M21428 SD, HD/SD and 2xHD-SDI Cable Drivers

The M21408, M21418 and M21428 are high-speed, low-power, low-jitter cable drivers. They are designed to drive serial digital video data through  $75\Omega$  coaxial cable typically used in SMPTE and DVB-ASI video applications. The M21428 cable driver is optimized for performance from 143 Mbps up to 2970 Mbps, the M21418 cable driver is optimized for performance from 143 Mbps. Both the M21428 and M21418 have selectable slew rates for SD-SDI and HD-SDI applications. The M21408 cable driver is optimized for performance from 143 Mbps up to 540 Mbps with SD-SDI slew rates.

The typical output rise/fall time of the M21428 is 100 ps for HD and 2xHD rates, the typical output rise/fall time of the M21418 is 100 ps for HD rates. All devices have a typical set slew rate of 600 ps at SD rates. The default output voltage swing is compliant with SMPTE 292M, 259M, 344M and 424M using a  $750\Omega \pm 1\%$  resistor. The M21408, M21418 and M21428 are pin compatible, with the exception that the M21408 has no SD/HD control pin. M21408/M21418/M21428 support a maximum single ended output swing of 1600 mVp-p, when configured appropriately.

All devices are packaged in a new high performance 3x3 mm MLF package to simplify the PCB and reduce package parasitics with resulting improvements in Output Return Loss (ORL). Both devices are available in an RoHS compliant package, that is backwards compatible with standard JEDEC SnPb processes.

### **Applications**

- · Serial Routing Switchers,
- · Production/Master Control Switchers
- Distribution Amplifiers
- · Video Tape Recorders, ENG Edit decks, Cameras
- Broadcast video applications
- NLE's, MPEG Encoders/Decoders, format convertors etc.


### **Standards Compliance**


- SMPTE 292M, 259M, 344M, 424M (only M21428 complies with 424M)
- DVB-ASI

### **Features**

- 2xHD, HD and SD operation (M21428),
- HD and SD operation (M21418)
- SD operation (M21408)
- Dual Differential outputs, with individual mute control
- 800 mVp-p single ended output swing (typical)
- 1600 mVp-p maximum single ended output swing
- · SD/HD Slew Rate control
- 2.5V or 3.3V Supply
- Low P<sub>DISS</sub> (122 mW @ 2.5V, 144 mW @ 3.3V)
- Extended temp. range: -10 to 85°C
- · RoHS package

### **Functional Block Diagram**





## **Ordering Information**

| Part Number | Data Rates Supported | Package                            | Operating Temperature |
|-------------|----------------------|------------------------------------|-----------------------|
| M21408G-xx* | 143-540 Mbps         | 3x3 mm MLF—16pins (RoHS compliant) | -10 °C to 85 °C       |
| M21418G-xx* | 143-1485 Mbps        | 3x3 mm MLF—16pins (RoHS compliant) | -10 °C to 85 °C       |
| M21428G-xx* | 143-2970 Mbps        | 3x3 mm MLF—16pins (RoHS compliant) | -10 °C to 85 °C       |

### NOTES:

## **Revision History**

| Revision | Level   | Date          | Description   |
|----------|---------|---------------|---|
| D        | Release | May 2007      | Modified text in Section 1.1.2 to indicate that RSET must be used. SD/HD changed to pull-up in Table 1-5. |
| С        | Release | February 2007 | Updated ordering information. Minor updates to Tables 2-3, 2-6, 2-7, and 2-8.                             |
| В        | Release | February 2007 | Production Release M21428 added. Characterization data added to Tables 2-3, 2-6, 2-7, and 2-8.            |
| А        | Advance | April 2006    | Initial Release.  |

<sup>\*</sup> Consult the price list for exact part number when ordering.

<sup>\*</sup> The letter 'G' designator after the part number indicates a RoHS-compliant package. Refer to www.mindspeed.com for additional information.



# **Table of Contents**

| Urdei  | ring li | ntormation                                  | ı  |
|--------|---------|---|----|
| Revis  | ion H   | listory                                     | i  |
| Table  | of Co   | ontentsii                                   | ii |
| List o | of Figu | ıres  | ۷  |
| List o | of Tab  | les   | ۷  |
| 1.0    |         | tional Description                          |    |
|        |         | •   |    |
|        | 1.1     | Features                                    |    |
|        |         | 1.1.1 HD-SDI and SD-SDI Slew-rate Selection |    |
|        |         | 1.1.2 Output Amplitude Adjustment           |    |
|        | 1.2     | Pin Definitions                             |    |
|        |         | 1.2.1 High-speed Inputs                     |    |
|        |         | 1.2.2 High-speed Outputs                    |    |
|        |         | 1.2.3 M21408/M21418/M21428 Pin List         |    |
| 2.0    | Prod    | uct Specification                           | 5  |
|        | 2.1     | Absolute Maximum Ratings                    | 5  |
|        | 2.2     | Recommended Operating Conditions            | 5  |
|        | 2.3     | DC Electrical Specifications                |    |
|        | 2.4     | Input/Output Level Specifications           | 7  |
|        | 2.5     | Package Specification                       | 2  |
|        |         | 2.5.1 Mechanical Description                |    |
|        |         | 2.5.1.1 Package Information                 |    |
|        | 2.6     | Manufactureability                          |    |
|        |         | 2.6.1 Electrostatic Discharge               |    |
|        |         | 2.6.2 Peak Reflow Temperature               |    |
|        |         | 2.6.3 Moisture Sensitivity Level (MSL)      |    |
|        | 2.7     | Design Considerations                       |    |
| Appe   | ndix .  |   | 5  |
|        | A.1     | Glossary of Terms/Acronyms                  | 5  |
|        | A.2     | Reference Documents                         | 6  |
|        |         | A.2.1 External                              | 6  |



# **List of Figures**

| Figure 1-1. | Typical Input Circuit—AC Coupled                 | 2  |
|-------------|--|----|
| Figure 1-2. | Typical Input Circuit—DC Coupled                 | 2  |
| Figure 1-3. | Typical Output Matching/Back-termination Circuit | 3  |
| Figure 2-1. | Output Symbols Definition                        | 11 |
| Figure 2-2. | M21408 Pin Out                                   | 12 |
| Figure 2-3. | M21418/M21428 Pin Out                            | 12 |
| Figure 2-4. | Package Drawing (3x3 mm MLF Package)1            | 13 |



# **List of Tables**

| Table 1-1. | Output Swing vs. Supply and Termination Voltage                   | 1  |
|------------|---|----|
| Table 1-2. | Interface Pins  | 4  |
| Table 1-3. | Power Pins  | 4  |
| Table 1-4. | High-speed Signal Pins  | 4  |
| Table 1-5. | Control Pins  |    |
| Table 2-1. | Absolute Maximum Ratings  | 5  |
| Table 2-2. | Recommended Operating Conditions                                  | 5  |
| Table 2-3. | Power DC Electrical Specifications                                |    |
| Table 2-4. | CMOS Input Electrical Specifications                              | 7  |
| Table 2-5. | High-Speed Input Electrical Specifications                        |    |
| Table 2-6. | Cable Driver Output Electrical Specifications M21408 (SD only)    |    |
| Table 2-7. | Cable Driver Output Electrical Specifications M21418 (SD/HD)      | 9  |
| Table 2-8. | Cable Driver Output Electrical Specifications M21428 (SD/HD/2xHD) | 10 |
|            |   |    |



# 1.0 Functional Description

### 1.1 Features

### 1.1.1 HD-SDI and SD-SDI Slew-rate Selection

The output slew rate of the M21418 and M21428 are selectable to conform with the different SD-SDI and HD-SDI specifications, in the case of the M21428 this includes 2xHD-SDI. With  $SD/\overline{HD} = Low$ , rise/fall time is typically 100 ps. The slew rate will vary depending on the output matching network and connector used.

With **SD/HD** = High, for standard definition (143 to 540 Mbps) applications, the rise/fall time is typically 600 ps, which is compliant with SMPE 259M and SMPTE 344M. The M21408 has no control over the slew rate, this is set at the SD requirement.

### 1.1.2 Output Amplitude Adjustment

For SMPTE compliance, an external 750 $\Omega$  ±1% resistor at **RSET** to **A**<sub>VDD</sub> is recommended for a swing level of 800mV within a tolerance that is less than ±10% which meets SMPTE requirements. The output amplitude can also be adjusted to range from 500 to 1600 mVpp single ended using the following formula:

Output Swing = (600/RSET) [RSET in k $\Omega$ ] (in mVpp, Single Ended)

The actual swing is set as a function of the IC supply voltage, the external termination voltage and the limitations are shown in Table 1-1. For a 2.5V minimum termination voltage, the IC can be SMPTE compliant for all supply voltages. In applications where a lossy matching or splitting networks are used, the M21408/M21418/M21428 offers additional gain of up to 1600 mVpp swings, so the output after the lossy network can be SMPTE compliant.

Table 1-1. Output Swing vs. Supply and Termination Voltage

| AV <sub>DD</sub> (V) | AV <sub>DDTERM</sub> (V) | Maximum Swing<br>(Single-ended mVp-p) | Minimum Swing<br>(Single-ended mVp-p) |  |
|----------------------|--------------------------|---------------------------------------|---------------------------------------|--|
| 2.5-3.3V             | 3.3V                     | 1200 mV                               | 500 mV                                |  |
| 2.5–3.3V             | 5.0V                     | 1600 mV                               | 500 mV                                |  |



## 1.2 Pin Definitions

### 1.2.1 High-speed Inputs

The M21408/M21418/M21428 are designed to be operated with input signals as low as 100 mV or up to 2000 mV differential peak to peak. The M21408/M21418/M21428 uses external  $50\Omega$  input termination resistors to match  $100\Omega$  differential impedance transmission lines for improved system level performance. The M21408/M21418/M21428 recommended input circuits are shown in Figure 1-1.

Note that AC coupling is not required when the M21408/M21418/M21428 are driven by Mindspeed Broadcast video devices.

Figure 1-1. Typical Input Circuit—AC Coupled





Figure 1-2. Typical Input Circuit—DC Coupled





### 1.2.2 High-speed Outputs

The M21408/M21418/M21428 output buffer is an open collector buffer that is designed for a return loss of 15 dB at SD and HD rates and 10 dB at 2xHD rates, using standard through-hole BNC connectors as typically employed in broadcast video equipment. A typical output matching circuit is shown in Figure 1-3. The Output Return Loss (ORL) is dependent on many factors such as the value and type of components used, PCB layout, PCB trace lengths, and type of PCB di-electric, therefore, the recommendations in the figure below should be used as starting guidelines only. Different output matching network topologies and different component values will result in different ORL performance.

The M21408/M21418/M21428 has SD-SDI and HD-SDI rise/fall times that are typically faster than the legacy cable driver devices but within the relevant SMPTE specification for additional margin in most designs. The faster output slew rate results in a more open eye. The actual maximum output of the part depends on the applied IC voltage as well as the external termination voltage for the load termination. The limitations are discussed in Section 1.1.




Figure 1-3. Typical Output Matching/Back-termination Circuit

Downloaded from Elcodis.com electronic components distributor



## 1.2.3 M21408/M21418/M21428 Pin List

### Table 1-2. Interface Pins

| Pin Name | Pin #  | Function   |   | Туре         |
|----------|--|--|---|--------------|
| RSET     | 5  | Input control signal for setting the single-ended output swing amplitude.                  | _ | Analog Input |
|          | Higher output swing levels or reduced variations with a ±1% tolerance external resistor. |  |   |              |
|          |  | For 800mVp–p single-ended, a 750 $\Omega$ ±1% resistor to AV <sub>DD</sub> is recommended. |   |              |

### Table 1-3. Power Pins

| Pin Name         | Pin #    | Function   | Туре  |
|------------------|----------|--|-------|
| AV <sub>SS</sub> | 3, 8, 15 | Chip Ground  | Power |
| AV <sub>DD</sub> | 2, 7     | Positive Supply  | Power |
| NC               | 4        | Not Connected. Leave these pins floating. Do not connect to any supply, ground or logic level. | NC    |

### Table 1-4. High-speed Signal Pins

| Pin Name  | Pin#   | Function   | Default | Type         |
|-----------|--------|--|---------|--------------|
| DDI/DDI   | 16, 1  | Non-inverting and Inverting serial externally terminated inputs.               | _       | I—High-speed |
| SD02/SD02 | 11, 10 | Non-inverting and inverting serial unterminated data outputs to coaxial cable. | _       | 0—High-speed |
| SD01/SD01 | 13, 12 | Non-inverting and inverting serial unterminated data outputs to coaxial cable. | _       | 0—High-speed |

### Table 1-5. Control Pins

| Pin Name                              | Pin # | Function  | Default   | Туре   |
|---------------------------------------|-------|---|-----------|--------|
| MUTE2                                 | 6     | A high mutes <b>SD02/SD02</b> outputs, low enables SD02/SD02.   | Pull-up   | I—CMOS |
| MUTE1                                 | 14    | A high mutes <b>SD01/SD01</b> outputs, low enables SD01, SD01.  | Pull-down | I—CMOS |
| SD/HD<br>*(M21418 and<br>M21428 only) | 9     | Input control signal to change the output slew rate.  SD/HD = High: Slow output slew rate for SD-SDI rate (143–540 Mbps).  SD/HD = Low: Fast output slew rate for HD and 2xHD-SDI rate (1485 Mbps). | Pull-up   | I—CMOS |

### NOTES:

Internal pull-ups/pull-downs are 100 k $\Omega$ .

<sup>\*</sup> On the M21408 this pin is a NC.



# 2.0 Product Specification

# 2.1 Absolute Maximum Ratings

Table 2-1. Absolute Maximum Ratings

| Symbol              | Parameter                             | Minimum                | Maximum                 | Units |
|---------------------|---------------------------------------|------------------------|-------------------------|-------|
| $V_{DD}$            | Power                                 | AV <sub>SS</sub> - 0.5 | AV <sub>SS</sub> + 3.47 | V     |
| V <sub>IOAM</sub>   | Any I/O Pin                           | AV <sub>SS</sub> - 0.5 | AV <sub>DD</sub> + 0.5  | V     |
| T <sub>STORE</sub>  | Storage Temperature                   | -65                    | +150                    | °C    |
| ESD <sub>HBML</sub> | Human Body Model (low-speed)          | 2000                   | _                       | V     |
| ESD <sub>HBMH</sub> | Human Body Model (high-speed outputs) | 2000                   | _                       | V     |
| ESD <sub>CDM</sub>  | Charge Device Model                   | 500                    | _                       | V     |

### NOTE:

# 2.2 Recommended Operating Conditions

Table 2-2. Recommended Operating Conditions

| Symbol                | Parameter                              |                | Minimum | Typical | Maximum | Units |
|-----------------------|--|----------------|---------|---------|---------|-------|
| AV <sub>DD</sub>      | AV <sub>DD</sub> Power                 | 1              | _       | 2.5/3.3 | _       | V     |
| AV <sub>SS</sub>      | AV <sub>SS</sub> Ground                | _              | _       | 0       | _       | V     |
| T <sub>A</sub>        | Ambient Temperature                    | _              | -10     | _       | +85     | °C    |
| $\theta_{\sf JA}$     | Junction to ambient Thermal Resistance | 2, 3           | _       | 75      | _       | °C/W  |
| AV <sub>DD_TERM</sub> | 75Ω Output Termination Voltage         | See Table 1-1. |         |         |         |       |

- 1. ±5% is allowed from nominal supply.
- Solder exposed underbody paddle with an array of thermal vias to optimize junction to ambient thermal resistance.
   Refer to Amkor Application Note (see Section A.2.1).
- 3. Mounted on a multi layer board ( $\geq$  4 layers), airflow = 0.0 m/s.

No Damage.



# 2.3 DC Electrical Specifications

Table 2-3. Power DC Electrical Specifications

| Symbol                | Parameter  | Notes      | Minimum | Typical | Maximum | Units |
|-----------------------|--|------------|---------|---------|---------|-------|
| I <sub>DD</sub>       | Supply Current (one output enabled)                                      | 1, 2       | _       | 27      | _       | mA    |
| I <sub>DD</sub>       | Supply Current (two outputs enabled)                                     | 1, 2       | _       | 48      | _       | mA    |
| I <sub>DDTERM</sub>   | Current in external termination resistors                                | 1, 2, 3    | _       | 22      | _       | mA    |
| P <sub>DISSINT1</sub> | Power dissipation (AV <sub>DD</sub> = 2.5V, AV <sub>DDTERM</sub> = 3.3V) | 1, 2, 4, 7 | _       | 122     | _       | mW    |
| P <sub>DISSINT2</sub> | Power dissipation (AV <sub>DD</sub> = 2.5V, AV <sub>DDTERM</sub> = 3.3V) | 1, 2, 5, 7 | _       | 156     | _       | mW    |
| P <sub>DISSINT1</sub> | Power dissipation (AV <sub>DD</sub> = 2.5V, AV <sub>DDTERM</sub> = 5.0V) | 1, 2, 4, 7 | _       | 159     | _       | mW    |
| P <sub>DISSINT2</sub> | Power dissipation (AV <sub>DD</sub> = 2.5V, AV <sub>DDTERM</sub> = 5.0V) | 1, 2, 5, 7 | _       | 194     | _       | mW    |
| P <sub>DISSINT1</sub> | Power dissipation (AV <sub>DD</sub> = 3.3V, AV <sub>DDTERM</sub> = 3.3V) | 1, 2, 4, 7 | _       | 144     | _       | mW    |
| P <sub>DISSINT2</sub> | Power dissipation (AV <sub>DD</sub> = 3.3V, AV <sub>DDTERM</sub> = 3.3V) | 1, 2, 5, 7 | _       | 195     | _       | mW    |
| P <sub>DISSINT1</sub> | Power dissipation (AV <sub>DD</sub> = 3.3V, AV <sub>DDTERM</sub> = 5.0V) | 1, 2, 4, 7 | _       | 181     | _       | mW    |
| P <sub>DISSINT2</sub> | Power dissipation (AV <sub>DD</sub> = 3.3V, AV <sub>DDTERM</sub> = 5.0V) | 1, 2, 5, 7 | _       | 232     | _       | mW    |
| P <sub>DISSTOT1</sub> | Power dissipation (AV <sub>DD</sub> = 2.5V, AV <sub>DDTERM</sub> = 3.3V) | 1, 2, 4, 6 | _       | 140     | _       | mW    |
| P <sub>DISSTOT2</sub> | Power dissipation (AV <sub>DD</sub> = 2.5V, AV <sub>DDTERM</sub> = 3.3V) | 1, 2, 5, 6 | _       | 193     | _       | mW    |
| P <sub>DISSTOT1</sub> | Power dissipation (AV <sub>DD</sub> = 2.5V, AV <sub>DDTERM</sub> = 5.0V) | 1, 2, 4, 6 | _       | 177     | _       | mW    |
| P <sub>DISSTOT2</sub> | Power dissipation (AV <sub>DD</sub> = 2.5V, AV <sub>DDTERM</sub> = 5.0V) | 1, 2, 5, 6 | _       | 230     | _       | mW    |
| P <sub>DISSTOT1</sub> | Power dissipation (AV <sub>DD</sub> = 3.3V, AV <sub>DDTERM</sub> = 3.3V) | 1, 2, 4, 6 | _       | 162     | _       | mW    |
| P <sub>DISSTOT2</sub> | Power dissipation (AV <sub>DD</sub> = 3.3V, AV <sub>DDTERM</sub> = 3.3V) | 1, 2, 5, 6 | _       | 231     | _       | mW    |
| P <sub>DISSTOT1</sub> | Power dissipation (AV <sub>DD</sub> = 3.3V, AV <sub>DDTERM</sub> = 5.0V) | 1, 2, 4, 6 | _       | 199     | _       | mW    |
| P <sub>DISSTOT2</sub> | Power dissipation (AV <sub>DD</sub> = 3.3V, AV <sub>DDTERM</sub> = 5.0V) | 1, 2, 5, 6 | _       | 268     | _       | mW    |

- 1. Recommended operating conditions—see Table 2-2.
- 2. 800 mV standard SMPTE swing, terminated as in Figure 1-3.
- 3. A portion of the power will be dissipated in the external 750 $\Omega$  termination (P<sub>EXT</sub> = V<sub>OD</sub> x I<sub>TERM</sub>).
- 4. One Output Enabled.
- 5. Two Outputs Enabled.
- 6.  $P_{DISSTOT} = AV_{DD} \times I_{DD} + AV_{DDTERM} \times I_{TERM}$
- 7.  $P_{DISSINT} = P_{DISSTOT} P_{EXT}$



### **Input/Output Level Specifications** 2.4

Table 2-4. **CMOS Input Electrical Specifications** 

| Symbol          | Parameter                  | Notes | Minimum                 | Typical | Maximum                 | Units |
|-----------------|----------------------------|-------|-------------------------|---------|-------------------------|-------|
| V <sub>IH</sub> | Input Logic High Voltage   | 1     | 0.75 x AV <sub>DD</sub> | _       | AV <sub>DD</sub> + 0.3  | V     |
| V <sub>IL</sub> | Input Logic Low Voltage    | 1     | 0                       | _       | 0.25 x AV <sub>DD</sub> | V     |
| I <sub>IH</sub> | Input Current (logic High) | 1     | -100                    | _       | 100                     | μА    |
| I <sub>IL</sub> | Input Current (logic Low)  | 1     | -100                    | _       | 100                     | μΑ    |

### NOTE:

Table 2-5. High-Speed Input Electrical Specifications

| Symbol           | Parameter                                 | Notes   | Minimum | Typical | Maximum                | Units |
|------------------|---|---------|---------|---------|------------------------|-------|
| DR <sub>IN</sub> | Input Bit Rate (M21408)                   | 1, 2    | 0       | _       | 540                    | Mbps  |
| DR <sub>IN</sub> | Input Bit Rate (M21418)                   | 1, 2    | 0       | _       | 1485                   | Mbps  |
| DR <sub>IN</sub> | Input Bit Rate (M21428)                   | 1, 2    | 0       | _       | 2970                   | Mbps  |
| V <sub>ID</sub>  | Input Differential Voltage (peak to peak) | 1, 3, 4 | 100     | _       | 2000                   | mV    |
| V <sub>CM</sub>  | Input Common-Mode Voltage                 | 1       | 1200    | _       | AV <sub>DD</sub>       | mV    |
| V <sub>IH</sub>  | Maximum Input High Voltage                | 1       | _       | _       | AV <sub>DD</sub> + 400 | mV    |
| V <sub>IL</sub>  | Minimum Input Low Voltage                 | 1       | 1.2     | _       | _                      | V     |
| R <sub>IN</sub>  | Single-ended input impedance              | 1       | _       | 13.33   | 20                     | kΩ    |

- Specified at recommended operation conditions—see Table 2-2.
- Part is DC coupled at the input.
- Example 1200 mV  $_{pp}$  differential = 600 mV  $_{pp}$  for each single-ended terminal. Minimum input level defined as BER  $\leq 10^{-12}.$ 3.

Specified at recommended operating condition—see Table 2-2.



Table 2-6. Cable Driver Output Electrical Specifications M21408 (SD only)

| Symbol                           | Parameter   | Notes      | Minimum | Typical | Maximum | Units |
|----------------------------------|---|------------|---------|---------|---------|-------|
| DR <sub>OUT</sub>                | Output Bit Rates  | 1, 5       | _       | _       | 540     | Mbps  |
| t <sub>r</sub> /t <sub>f</sub>   | SD Rise/Fall Time (20–80%)  | 1, 3       | 400     | 600     | 800     | ps    |
| t <sub>r</sub> /t <sub>fMM</sub> | Rise/fall mismatch  | 1, 2       | _       | 40      | 100     | ps    |
| V <sub>OD</sub>                  | Single-ended voltage swing range p-p  | 1, 2, 4, 5 | 500     | 800     | 1600    | mV    |
| V <sub>ODTOL</sub>               | Swing Level output variation at 800 mVpp [RSET = 750ohm ±1%] (Single-Ended) | 1, 2, 3    | -7      | _       | +7      | %     |
| V <sub>OS</sub>                  | Overshoot/Undershoot  | 1, 2       | -8      | _       | +8      | %     |
| JA0 <sub>PP</sub>                | Additive Output Jitter  | 1, 8       | _       | 40      | 60      | ps    |
| DCD                              | Duty Cycle Distortion   | 1, 2, 6, 8 | _       | 20      | 70      | ps    |
| S <sub>22</sub>                  | Output Return Loss (5 MHz to 600MHz)  | 1, 2, 7    | 15      | _       | _       | dB    |

- Entire table specified at recommended operating condition with 400 mV<sub>P-P</sub> differential input—see Table 2-2.
- 2. Specification verified at 800 mVpp output with 1m cable.
- 3. Rated at nominal SMPTE 800 mV output swing level (using a  $750\Omega \pm 1\%$  resistor at RSET).
- 4. Output stage is an open collector differential pair, actual swing dependant on IC supply voltage and external termination voltage.
- 5. Into  $75\Omega$  back termination and  $75\Omega$  load and appropriate external termination voltage.
- 6. Duty Cycle Distortion (DCD) is defined as the difference in the intrinsic jitter at the 50% voltage level and the intrinsic jitter at the rising/falling edge crossing point. If the rising/falling edge crossing point is at the 50% voltage level, then DCD = 0.
- 7. Measured under DC conditions that simulate AC coupling,  $V_T = 3.3V$ .
- 8. Measured using a "1010" data pattern.



Table 2-7. Cable Driver Output Electrical Specifications M21418 (SD/HD)

| Symbol                           | Parameter   | Notes      | Minimum | Typical | Maximum | Units |
|----------------------------------|---|------------|---------|---------|---------|-------|
| DR <sub>OUT</sub>                | Output Bit Rates  | 1, 5       | _       | _       | 1485    | Mbps  |
| t <sub>r</sub> /t <sub>f</sub>   | SD Rise/Fall Time (20–80%)  | 1, 3       | 400     | 600     | 800     | ps    |
|                                  | HD Rise/Fall Time (20–80%)  | 1, 3       | _       | 100     | 180     | ps    |
| t <sub>r</sub> /t <sub>fMM</sub> | Rise/fall mismatch (HD Rate)  | 1, 2       | _       | 10      | 30      | ps    |
|                                  | Rise/fall mismatch (SD Rate)  | 1, 2       | _       | 40      | 100     | ps    |
| V <sub>OD</sub>                  | Single-ended voltage swing range p-p  | 1, 2, 4, 5 | 500     | 800     | 1600    | mV    |
| V <sub>ODTOL</sub>               | Swing Level output variation at 800 mVpp [RSET = 750ohm ±1%] (Single-Ended) | 1, 2, 3    | -7      | _       | +7      | %     |
| V <sub>OS</sub>                  | Overshoot/Undershoot  | 1, 2       | -8      | _       | +8      | %     |
| JAO <sub>PP</sub>                | Additive Output Jitter (HD rate 1010 pattern)                               | 1, 8       | _       | 20      | 30      | ps    |
|                                  | Additive Output Jitter (SD rate 1010 pattern)                               | 1, 8       | _       | 40      | 60      | ps    |
| DCD <sub>0</sub>                 | Duty Cycle Distortion (HD Rate)   | 1, 2, 6, 8 | _       | 15      | 30      | ps    |
|                                  | Duty Cycle Distortion (SD Rate)   | 1, 2, 6, 8 | _       | 20      | 70      | ps    |
| S <sub>22</sub>                  | Output Return Loss (5 MHz to 1.5 GHz)                                       | 1, 2, 7    | 15      | _       | _       | dB    |

- Entire table specified at recommended operating condition with 400 mV<sub>P-P</sub> differential input—see Table 2-2.
- 2. Specification verified at 800 mVpp output with 1m cable on MSPD test board. System results may vary.
- 3. Rated at nominal SMPTE 800 mV output swing level (using a  $750\Omega \pm 1\%$  resistor at RSET).
- 4. Output stage is an open collector differential pair, actual swing dependant on IC supply voltage and external termination voltage.
- 5. Into  $75\Omega$  back termination and  $75\Omega$  load and appropriate external termination voltage.
- 6. Duty Cycle Distortion (DCD) is defined as the difference in the intrinsic jitter at the 50% voltage level and the intrinsic jitter at the rising/falling edge crossing point. If the rising/falling edge crossing point is at the 50% voltage level, then DCD = 0.
- 7. Measured under DC conditions that simulate AC coupling,  $V_T = 3.3V$ .
- 8. Measured using a "1010" data pattern.




Table 2-8. Cable Driver Output Electrical Specifications M21428 (SD/HD/2xHD)

| Symbol                           | Parameter   | Notes         | Minimum | Typical | Maximum | Units |
|----------------------------------|---|---------------|---------|---------|---------|-------|
| DR <sub>OUT</sub>                | Output Bit Rates  | 1, 5          | _       | _       | 2970    | Mbps  |
| t <sub>r</sub> /t <sub>f</sub>   | SD Rise/Fall Time (20–80%)  | 1, 3, 5       | 400     | 600     | 800     | ps    |
|                                  | HD/2xHD Rise/Fall Time (20-80%)   | 1, 3, 5       | _       | 100     | 180     | ps    |
| t <sub>r</sub> /t <sub>fMM</sub> | Rise/fall mismatch (HD/2xHD Rate)   | 1, 2, 5       | _       | 10      | 30      | ps    |
|                                  | Rise/fall mismatch (SD Rate)  | 1, 2, 5       | _       | 40      | 100     | ps    |
| V <sub>0</sub>                   | Single-ended voltage swing range p-p  | 1, 2, 4, 5    | 500     | 800     | 1600    | mV    |
| V <sub>OTOL</sub>                | Swing Level output variation at 800 mVpp [RSET = 750ohm ±1%] (Single-Ended) | 1, 2, 3, 5    | -7      | _       | +7      | %     |
| V <sub>OS</sub>                  | Overshoot/Undershoot  | 1, 2, 5       | -8      | _       | +8      | %     |
| JAO <sub>PP</sub>                | Additive Output Jitter (HD/2xHD rate)                                       | 1, 5, 8       | _       | 20      | 30      | ps    |
|                                  | Additive Output Jitter (SD rate)  | 1, 5, 8       | _       | 40      | 60      | ps    |
| DCD <sub>0</sub>                 | Duty Cycle Distortion (HD/2xHD Rate)  | 1, 2, 5, 6, 8 | _       | 15      | 30      | ps    |
|                                  | Duty Cycle Distortion (SD Rate)   | 1, 2, 5, 6, 8 | _       | 20      | 70      | ps    |
| S <sub>22</sub>                  | Output Return Loss (5 MHz to 1.5 GHz)                                       | 1, 2, 5, 7    | 15      | _       | _       | dB    |
| S <sub>22</sub>                  | Output Return Loss (5 MHz to 3.0 GHz)                                       | 1, 2, 5, 7    | 10      | _       | _       | dB    |

- Entire table specified at recommended operating condition with 400 mV<sub>P-P</sub> differential input—see Table 2-2.
- 2. Specification verified at 800 mVpp output with 1m cable on MSPD test board. System results may vary.
- 3. Rated at nominal SMPTE 800 mV output swing level (using a  $75\Omega \pm 1\%$  resistor at RSET).
- 4. Output stage is an open collector differential pair, actual swing dependant on IC supply voltage and external termination voltage.
- 5. Into  $75\Omega$  back termination and  $75\Omega$  load and appropriate external termination voltage, see Table 1-1, Figure 1-3.
- 6. Duty Cycle Distortion (DCD) is defined as the difference in the intrinsic jitter at the 50% voltage level and the intrinsic jitter at the rising/falling edge crossing point. If the rising/falling edge crossing point is at the 50% voltage level, then DCD = 0.
- 7. Measured under DC conditions that simulate AC coupling,  $V_T = 3.3V$ .
- 8. Measured using a "1010" data pattern.



Figure 2-1. Output Symbols Definition





# 2.5 Package Specification

### 2.5.1 Mechanical Description

### 2.5.1.1 Package Information

The M21408/M21418/M21428 are available in a 16 pin 3x3mm MLF IC package. The pin out is shown in Figure 2-2 and the package drawing in Figure 2-4.

Figure 2-2. M21408 Pin Out




Figure 2-3. M21418/M21428 Pin Out







Figure 2-4. Package Drawing (3x3 mm MLF Package)<sup>1</sup>



1. Please see Amkor's Application Note for PCB footprint (referenced in Section 3.2.1).



#### 2.6 **Manufactureability**

The values shown in this section may change; however, these are standard requirements.

#### 2.6.1 **Electrostatic Discharge**

Tested per JESD22-A114. This device passes 2000V of ESD Human Body Model (HBM) testing.

Tested per JESD22-C101. This device passes 500V of ESD Charged Device Model (CDM) testing.

Tested per EIA/JESD78. This device passes 150mA of trigger current at 85°C during Latchup testing.

#### **Peak Reflow Temperature** 2.6.2

M21408/M21418/M21428G (RoHS compliant package): Peak reflow temperature is 260°C per JEDEC standards.

#### 2.6.3 **Moisture Sensitivity Level (MSL)**

All versions of this device (standard Pb-type and RoHS compliant packages) are Moisture Sensitivity Level (MSL) 3 per J-STD-020B and J-STD-033.

#### **Design Considerations** 2.7

See Digital Video Interfacing Application Note (212xx-APP-001-A) for guidance on the following:

- Component Placement and Layout
- Routing Considerations and Thermal Considerations

The M21408/M21418/M21428 consumes less power than legacy devices, therefore the M21408/M21418/M21428 will contribute less thermal energy resulting in a lower operating temperature.

Downloaded from Elcodis.com electronic components distributor



# **Appendix**

## A.1 Glossary of Terms/Acronyms

BER Bit Error Rate

CD Cable Driver

CDA Cable Distribution Amplifier

CML Current Mode Logic

CMOS Complementary Metal Oxide Semiconductor

DPLL Digital Phase Locked Loop

DTV Digital Television

DVB Digital Video Broadcast

EMI Electro Magnetic Interference

EQ Equalizer or Equalization

GREEN Environmentally friendly

HD High Definition

HW Hardware

IC Integrated Circuit

ID Identifier

I/O Input/Output

MLF Micro Lead Frame package (also called QFN)

PCB Printed Circuit Board


ORL Output Return Loss

RoHS Restriction of Hazardous Substances

SD Standard Definition
SDI Serial Digital Input
SDO Serial Digital Output

SE Single Ended

SMPTE Society of Motion Picture and Television Engineers



## A.2 Reference Documents

### A.2.1 External

The following external documents were referenced in this data sheet.

- Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages
- Amkor Technology Thermal Test Report TT-00-06 (See http://www.amkor.com for detailed information)
- SMPTE 292M, SMPTE 259M, SMPTE 344M
- ESI TR101 891 DVB Asynchronous Serial Interface (ASI)



#### www.mindspeed.com

General Information: Telephone: (949) 579-3000 Headquarters - Newport Beach 4000 MacArthur Blvd., East Tower Newport Beach, CA 92660

© 2007 Mindspeed Technologies<sup>®</sup>. Inc. All rights reserved.

Information in this document is provided in connection with Mindspeed Technologies<sup>®</sup> ("Mindspeed<sup>®</sup>") products. These materials are provided by Mindspeed as a service to its customers and may be used for informational purposes only. Except as provided in Mindspeed's Terms and Conditions of Sale for such products or in any separate agreement related to this document, Mindspeed assumes no liability whatsoever. Mindspeed assumes no responsibility for errors or omissions in these materials. Mindspeed may make changes to specifications and product descriptions at any time, without notice. Mindspeed makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF MINDSPEED PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. MINDSPEED FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. MINDSPEED SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Mindspeed products are not intended for use in medical, lifesaving or life sustaining applications. Mindspeed customers using or selling Mindspeed products for use in such applications do so at their own risk and agree to fully indemnify Mindspeed for any damages resulting from such improper use or sale.