


## Product Features

- Multiple Output Frequencies (2, 3, or 4) - Selectable
- **QiK Chip™** Technology
- Superior Jitter Performance (less than 0.25 ps RMS, 12 kHz - 20 MHz)
- SAW replacement - better performance
- Frequencies from 50 MHz - 1.4 GHz (LVDS/LVPECL/CML)
- Frequencies from 10 MHz - 150 MHz (HCMOS)



QiK Chip™




## Product Description

The multiple frequency oscillator utilizes MtronPTI's QiK Chip™ technology to provide a very low jitter clock for all output frequencies. The M21x is available with up to 4 different frequency outputs from 10MHz through 1.4 GHz. The M21x utilizes the stable fundamental 3rd overtone crystal and the QiK Chip™ IC to provide the wide range of output frequencies. Using this design approach, the M21x provides exceptional performance in frequency stability, jitter, phase noise and long term reliability.

## Product Applications

- Global/Regional selection
- Forward Error Correction (FEC) / Selectable Functionality applications
- Telecommunications such as SONET / SDH / DWDM / FEC / SERDES / OC-3 thru OC-192
- 1-2-4-10 Gigabit Fibre Channel
- Wireless base stations / WLAN / Gigabit Ethernet
- xDSL, Network Communications
- Avionic flight controls
- Military communications
- Clock and data recovery
- Low jitter clock generation
- Frequency margining

## Product Ordering Information



\*For three and four frequency selections, FS0=Pad A

Frequency Select Truth Table		
	FS1	FS0
Frequency 1	High	High
Frequency 2	High	Low
Frequency 3	Low	High
Frequency 4	Low	Low

NOTE: Logic Low = 20% Vcc max.  
Logic High = 80% Vcc min.

# M21x Series Multiple Frequency Clock Oscillator

## 5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output

### Performance Characteristics


PARAMETER	Symbol	Min.	Typ.	Max.	Units	Condition/Notes
Frequency Range	F	50 10		1400 150	MHz	LVPECL/LVDS/CML - See Note 1 HCMOS
Operating Temperature	T <sub>A</sub>		-20 to +70 -40 to +85		°C °C	Customer Specified
Storage Temperature	T <sub>S</sub>	-55		+125	°C	
Frequency Stability	ΔF/F	See Ordering Information			ppm	See Note 2
Aging						
1st Year		-3		+3	ppm	
Thereafter (per year)		-1		+1	ppm	
Supply Voltage	V <sub>cc</sub>	1.71 2.375 3.135	1.8 2.5 3.3	1.89 2.625 3.465	V V V	
Input Current	I <sub>cc</sub>			125 105	mA mA	LVPECL/HCMOS/CML LVDS
Load		50 Ohms to (V <sub>cc</sub> -2) V <sub>dc</sub> 100 Ohm differential load				See Note 3 LVPECL Waveform LVDS/CML Waveform CMOS Waveform
Symmetry (Duty Cycle)		45		55	%	LVPECL: V <sub>dd</sub> - 1.3 V LVDS: 1.25 V
Output Skew			20 15 20		ps ps ps	LVPECL CML LVDS
Differential Voltage		500 0.7	700 0.95	900 1.20	mV <sub>ppd</sub> V <sub>pp</sub>	LVDS CML
Common Mode Output Voltage	V <sub>cm</sub>		1.2		V	LVDS
Logic "1" Level	V <sub>oh</sub>	V <sub>cc</sub> -1.02			V	LVPECL
		90% V <sub>dd</sub>				HCMOS
Logic "0" Level	V <sub>ol</sub>			V <sub>cc</sub> -1.63	V	LVPECL
				10% V <sub>dd</sub>		HCMOS
Rise/Fall Time	T <sub>r</sub> /T <sub>f</sub>		0.23	0.35	ns	@ 20/80% LVPECL
				6.0	ns	Ref. 10%-90% V <sub>dd</sub> HCMOS
Enable Function Option B		80% V <sub>cc</sub> min. or N/C: Output active 0.5V max: Output disables to high-Z				Customer Specified
Enable Function Option S		0.5V max or N/C: Output active 80% V <sub>cc</sub> min: Output disables to high-Z				Customer Specified
Tristate Function		Input Logic "1" or floating: output active Input Logic "0": output disables to high-Z				Customer Specified
Frequency Selection		See Truth Table				
Settling Time				10	ms	To within ± 1 ppm of frequency
Start up Time				10	ms	
Phase Jitter						
@ 622.08 MHz	φ <sub>J</sub>		0.25		ps RMS	LVPECL/LVDS/CML Integrated 12 kHz - 20 MHz
@ 125 MHz				0.50	ps RMS	HCMOS (12 kHz - 20 MHz)
Environmental	<b>Mechanical Shock</b>	Per MIL-STD-202, Method 213, Condition C (100 g's, 6 mS duration, ½ sinewave)				
	<b>Vibration</b>	Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)				
	<b>Hermeticity</b>	Per MIL-STD-202, Method 112, (1x10 <sup>-8</sup> atm. cc/s of Helium)				
	<b>Thermal Cycle</b>	Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles)				
	<b>Solderability</b>	Per EIAJ-STD-002				
	<b>Max. Soldering Cond.</b>	See solder profile, Figure 1				

Note 1: Contact factory for standard frequency availability over 945 MHz.


Note 2: Stability is inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging for one year at 50°C mean ambient temperature.

Note 3: See Load Circuit Diagram in this datasheet. Consult factory with nonstandard output load requirements.

**Phase Noise Plot**





**Output Waveform**




**Output Waveform: LVDS/CML/LVPECL**

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application. Please see [www.mtronpti.com](http://www.mtronpti.com) for our complete offering and detailed datasheets. Contact MtronPTI for your application specific requirements at 800.762.8800 toll free or 605.665.9321.

## Product Dimension & Pinout Information



### SUGGESTED SOLDER PAD LAYOUT



### PAD 1 ENABLE

Pad1: Enable/Disable or Tristate

Pad2: N/C or FS0

Pad3: Ground

Pad4: Output Q (LVPECL, LVDS, CML, HCMOS)

Pad5: Output  $\bar{Q}$  (LVPECL, LVDS, CML) N/C for HCMOS

Pad6: Vcc

PadA: FS0 or N/C

PadB: FS1

PadC: Do not connect!

### PAD 2 ENABLE

Pad1: N/C or FS0

Pad2: Enable/Disable or Tristate

Pad3: Ground

Pad4: Output Q (LVPECL, LVDS, CML, HCMOS)

Pad5: Output  $\bar{Q}$  (LVPECL, LVDS, CML) N/C for HCMOS

Pad6: Vcc

PadA: FS0 or N/C

PadB: FS1

PadC: Do not connect!

## Handling Information

Although protection circuitry has been designed into the M21x oscillator, proper precautions should be taken to avoid exposure to electrostatic discharge (ESD) during handling and mounting. MtronPTI utilizes a human-body model (HBM) and a charged-device model (CDM) for ESD-susceptibility testing and protection design evaluation. ESD voltage thresholds are dependent on the circuit parameters used to define the mode. Although no industry-wide standard has been adopted for the CDM, a standard HBM (resistance = 1500 Ω, capacitance = 100 pF) is widely used and therefore can be used for comparison purposes. The HBM ESD threshold presented here was obtained using these circuit parameters.

Model	ESD Threshold, Minimum	Unit
Human Body	1500*	V
Charged Device	1500*	V

\* MIL-STD-883D, Method 3015, Class 1




**ATTENTION**  
Static Sensitive  
Devices  
Handle only at  
Static Safe Work  
Stations

## Quality Parameters

Environmental Specifications/Qualification Testing Performed on the M21x Clock Oscillator		
Test	Test Method	Test Condition
Electrical Characteristics	Internal Specification	Per Specification
Frequency vs. Temperature	Internal Specification	Per Specification
Mechanical Shock	MIL-STD-202, Method 213, C	100 g's
Vibration	MIL-STD-202, Method 201-204	10 g's from 10-2000 Hz
Thermal Cycle	MIL-STD-883, Method 1010, B	-55 Deg. C to +125 Deg. C, 15 minute Dwell, 10 cycles
Aging	Internal Specification	168 Hours at 105 Degrees C
Gross Leak	MIL-STD-202, Method 112	30 Second Immersion
Fine Leak	MIL-STD-202, Method 112	Must meet 1x10 <sup>-8</sup>
Solderability	MIL-STD-883, Method 2003	8 Hour Steam Age – Must Exhibit 95% coverage
Resistance to Solvents	MIL-STD-883, Method 2015	Three 1 minute soaks
Terminal Pull	MIL-STD-883, Method 2004, A	2 Pounds
Lead Bend	MIL-STD-883, Method 2004, B1	1 Bending Cycle
Physical Dimensions	MIL-STD-883, Method 2016	Per Specification
Internal Visual	Internal Specification	Per Internal Specification


## Part Marking Guide

- Line 1: Model Number
- Line 2: Frequency
- Line 3: Date Code
- Line 4: Pin 1 Indicator / MtronPTI




**Tape & Reel Specifications**

(all measurements are in mm)	A	B	C	D	E	F	G	H	I	J	K	L
M21x	6.51	9.29	1.5	7.5	2.8	4	8/12	16	180-330	13	21	60-100



**Standard Tape and Reel:** 1000 parts per reel





**Maximum Soldering Conditions**



**Solder Conditions**

Note: Exceeding these limits may damage the device.

#### Typical Test Circuit & Load Circuit Diagrams



#### Product Revision Table

Date	Revision	PCN Number	Details of Revision
7/20/07	A	10118	IC Revision to improve phase noise and electrical performance

For custom products or additional specifications contact our sales team at  
**800.762.8800 (toll free) or 605.665.9321**

For more information on this product visit the MtronPTI website at  
**www.mtronpti.com**