

ISO²-CMOS MT91L60/61 3 Volt Multi-Featured Codec (MFC)

Data Sheet

April 2007

Features

- Single 2.7-3.6 volt supply operation
- MT91L61 version features a delayed framing pulse in SSI and ST-BUS modes to facilitate cascaded devices
- Programmable μ-Law/A-Law Codec and Filters
- Programmable ITU-T (G.711)/sign-magnitude coding
- Programmable transmit, receive and side-tone gains
- Fully differential interface to handset transducers
 including 300 ohm receiver driver
- Flexible digital interface including ST-BUS/SSI
- Serial microport
- · Low power operation
- ITU-T G.714 compliant
- Multiple power down modes

Orc	lering Information	n
MT91L61AE MT91L60AE MT91L61AS MT91L60AS MT91L61AN MT91L60AN MT91L60ASR MT91L61ASR MT91L61ASR	24 Pin PDIP 24 Pin PDIP 24 Pin SOIC 20 Pin SOIC 24 Pin SSOP 20 Pin SSOP 20 Pin SOIC 24 Pin SOIC 20 Pin SOIC	Tubes Tubes Tubes Tubes Tubes Tubes Tape & Reel Tape & Reel Tubes
MT91L61ASR1 MT91L60AN1 MT91L61AN1 *F	20 Pin SOIC* 24 Pin SOIC* 20 Pin SSOP* 24 Pin SSOP* 25 Free Matte Tin -40°C to +85°C	Tubes Tape & Reel Tubes Tubes

Applications

- Battery operated equipment
- Digital telephone sets
- Cellular radio sets
- · Local area communications stations
- Pair Gain Systems
- Line cards




Figure 1 - Functional Block Diagram

1

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Downloaded from Elcodis.com electronic components Gapyright 1999-2007, Zarlink Semiconductor Inc. All Rights Reserved.

Description

The MT91L60/61 3 V Multi-featured Codec incorporates a built-in Filter/Codec, gain control and programmable sidetone path as well as on-chip anti-alias filters, reference voltage and bias source. The device supports both ITU-T and sign- magnitude A-Law and μ -Law requirements. The MT91L60/61 is a true 3 V device employing a fully differential architecture to ensure wide dynamic range.

Complete telephony interfaces are provided for connection to handset transducers. Internal register access is provided through a serial microport compatible with various industry standard micro-controllers.

The MT91L60/61 is fabricated in Zarlink's ISO²-CMOS technology ensuring low power consumption and high reliability.




Figure 2 - Pin Connections

Pin Description

	n # 24 Pin	Name	Description				
1	1	V _{Bias}	Bias Voltage (Output). (V _{DD} /2) volts is available at this pin for biasing external amplifiers. Connect 0.1 μ F capacitor to V _{SSA} .				
2	2	V _{Ref}	Reference Voltage for Codec (Output). Used internally. Nominally [Vdd/2 - 1.1] volts. Connect 0.1 μ F capacitor to V _{SSA} .				
3	4	PWRST	Power-up Reset (Input). CMOS compatible input with Schmitt Trigger (active				
4	5	IC	Internal Connection. Tie externally to V _{SSD} for normal operation.				
5	6	Α/μ/ĪRQ	$A/\overline{\mu}$ - When internal control bit DEn = 0 this CMOS level compatible input pin governs the companding law used by the filter/Codec; μ -Law when tied to V _{SSD} and A-Law when tied to V _{DD} . Logically OR'ed with A/ μ register bit. IRQ - When internal control bit DEn = 1 this pin becomes an open-drain interrupt output signalling valid access to the D-Channel registers in ST-BUS mode.				
6	7	V _{SSD}	Digital Ground. Nominally 0 volts.				
7	8	CS	Chip Select (Input). This input signal is used to select the device for microport data transfers. Active low. CMOS level compatible.				
8	10	SCLK	Serial Port Synchronous Clock (Input). Data clock for microport. CMOS level compatible.				
9	11	DATA 1	Bidirectional Serial Data. Port for microprocessor serial data transfer. In Motorola/National mode of operation, this pin becomes the data transmit pin only and data receive is performed on the DATA 2 pin. Input CMOS level compatible.				
10	12	DATA 2	Serial Data Receive. In Motorola/National mode of operation, this pin is used for data receive. In Intel mode, serial data transmit and receive are performed on the DATA 1 pin and DATA 2 is disconnected. Input CMOS level compatible.				
11	11 13 D _{out}		Data Output. A high impedance three-state digital output for 8 bit wide channel data being sent to the Layer 1 transceiver. Data is shifted out via this pin concurrent with the rising edge of the bit clock during the timeslot defined by STB, or according to standard ST-BUS timing.				

Pin Description (continued)

Pir 20 Pin		Name	Description
12	14	D _{in}	Data Input. A digital input for 8 bit wide channel data received from the Layer 1 transceiver. Data is sampled on the falling edge of the bit clock during the timeslot defined by STB, or according to standard ST-BUS timing. Input level is CMOS compatible.
13	15	STB/ F 0i	Data Strobe/Frame Pulse (Input). For SSI mode this input determines the 8 bit timeslot used by the device for both transmit and receive data. This active high signal has a repetition rate of 8 kHz. Standard frame pulse definitions apply in ST-BUS mode. CMOS level compatible input.
	16	STBd/F0 od (MT91L6 1 only)	Delayed Frame Pulse Output . In SSI mode, an 8 bit wide strobe is output after the first strobe goes low. In ST-BUS mode, a frame pulse is output after 4 channel timeslots.
14	17	CLOCKin	Clock (Input). The clock provided to this input pin is used for the internal device functions. For SSI mode connect the bit clock to this pin when it is 512 kHz or greater. Connect a 4096 kHz clock to this input when the available bit clock is 128 kHz or 256 kHz. For ST-BUS mode connect C4i to this pin. CMOS level compatible.
15	18	V _{DD}	Positive Power Supply (Input). Nominally 3 volts.
16	19	HSPKR-	Inverting Handset Speaker (Output). Output to the handset speaker (balanced).
17	20	HSPKR+	Non-Inverting Handset Speaker (Output). Output to the handset speaker (balanced).
18	22	V _{SSA}	Analog Ground (Input). Nominally 0 volts.
19	23	M-	Inverting Microphone (Input). Inverting input to microphone amplifier from the handset microphone.
20	24	M+	Non-Inverting Microphone (Input). Non-inverting input to microphone amplifier from the handset microphone.
	3,9, 16,21	NC	No Connect. (24 Packages only). Pin 16 is NC for MT91L60.

Overview

The 3 V Multi-featured Codec (MFC) features complete Analog/Digital and Digital/Analog conversion of audio signals (Filter/Codec) and an analog interface to a standard handset transmitter and receiver (Transducer Interface). The receiver amplifier is capable of driving a 300 ohm load.

Each of the programmable parameters within the functional blocks is accessed through a serial microcontroller port compatible with Intel MCS-51[®], Motorola SPI[®] and National Semiconductor Microwire[®] specifications. These parameters include: gain control, power down, mute, B-Channel select (ST-BUS mode), C&D channel control/access, law control, digital interface programming and loopback. Optionally the device may be used in a controllerless mode utilizing the power-on default settings.

Functional Description

Filter/Codec

The Filter/Codec block implements conversion of the analog 0-3.3 kHz speech signals to/from the digital domain compatible with 64 kb/s PCM B-Channels. Selection of companding curves and digital code assignment are programmable. These are ITU-T G.711 A-law or μ -Law, with true-sign/Alternate Digit Inversion or true-sign/Inverted Magnitude coding, respectively. Optionally, sign-magnitude coding may also be selected for proprietary applications.

The Filter/Codec block also implements transmit and receive audio path gains in the analog domain. A programmable gain, voice side-tone path is also included to provide proportional transmit speech feedback to the handset receiver. This side tone path feature is disabled by default. Figure 3 depicts the nominal half-channel and side-tone gains for the MT91L60/61.

In the event of \overline{PWRST} , the MT91L60/61 defaults such that the side-tone path is off, all programmable gains are set to 0dB and ITU-T μ -Law is selected. Further, the digital port is set to SSI mode operation at 2048 kb/s and the FDI and driver sections are powered up. (See Microport section.)

The internal architecture is fully differential to provide the best possible noise rejection as well as to allow a wide dynamic range from a single 3 volt supply design. This fully differential architecture is continued into the Transducer Interface section to provide full chip realization of these capabilities for the handset functions.

A reference voltage (V_{Ref}), for the conversion requirements of the Codec section, and a bias voltage (V_{Bias}), for biasing the internal analog sections, are both generated on-chip. V_{Bias} is also brought to an external pin so that it may be used for biasing external gain setting amplifiers. A 0.1μ F capacitor must be connected from V_{Bias} to analog ground at all times. Although V_{Ref} may only be used internally, a 0.1μ F capacitor must be connected from V_{Ref} to ground. The analog ground reference point for these two capacitors must be physically the same point. To facilitate this the V_{Ref} and V_{Bias} pins are situated on adjacent pins.

The transmit filter is designed to meet ITU-T G.714 specifications. The nominal gain for this filter is 0 dB (gain control = 0 dB). Gain control allows the output signal to be increased up to 7 dB. An anti-aliasing filter is included. This is a second order lowpass implementation with a corner frequency at 25 kHz.

The receive filter is designed to meet ITU-T G.714 specifications. The nominal gain for this filter is 0 dB (gain control = 0 dB). Gain control allows the output signal to be attenuated up to 7 dB. Filter response is peaked to compensate for the sinx/x attenuation caused by the 8 kHz sampling rate.

Side-tone is derived from the input of the Tx filter and is not subject to the gain control of the Tx filter section. Sidetone is summed into the receive handset transducer driver path after the Rx filter gain control section so that Rx gain adjustment will not affect side-tone levels. The side-tone path may be enabled/disabled with the gain control bits located in Gain Control Register 2 (address 01h).

Transmit and receive filter gains are controlled by the $TxFG_0$ - $TxFG_2$ and $RxFG_0$ - $RxFG_2$ control bits, respectively. These are located in Gain Control Register 1 (address 00h). Transmit filter gain is adjustable from 0dB to +7dB and receive filter gain from 0dB to -7dB, both in 1dB increments.

Side-tone filter gain is controlled by the STG_0 - STG_2 control bits located in Gain Control Register 2 (address 01h). Side-tone gain is adjustable from -9.96 dB to +9.96 dB in 3.32 dB increments.

Companding law selection for the Filter/Codec is provided by the A/μ companding control bit while the coding scheme is controlled by the Smag/ITU-T control bit. The A/μ control bit is logically OR'ed with the A/μ pin providing access in both controller and controllerless modes. Both A/μ and Smag/ITU-T reside in Control Register 2 (address 04h). Table 1 illustrates these choices.

Code	Sign/	ITU-T (G.711)				
Code	Magnitude	μ -Law	A-Law			
+ Full Scale	1111 1111	1000 0000	1010 1010			
+ Zero	1000 0000	1111 1111	1101 0101			
-Zero (quiet code)	0000 0000	0111 1111	0101 0101			
- Full Scale	0111 1111	0000 0000	0010 1010			

Table 1

Transducer Interfaces

Standard handset transducer interfaces are provided by the MT91L60/61. These are:

- The handset microphone inputs (transmitter), pins M+/M-. The nominal transmit path gain may be adjusted to either 6.0 dB or 15.3 dB. Control of this gain is provided by the TxINC control bit (Gain Control register 1, address 00h).
- The handset speaker outputs (receiver), pins HSPKR+/HSPKR-. This internally compensated fully
 differential output driver is capable of driving the load shown in Figure 3. The nominal receive path gain may
 be adjusted to either 0 dB, -6 dB or -12 dB. Control of this gain is provided by the RxINC control bit (Gain
 Control register 1, address 00h). This gain adjustment is in addition to the programmable gain provided by
 the receive filter.




Figure 3 - Audio Gain Partitioning

Microport


The serial microport, compatible with Intel MCS-51 (mode 0), Motorola SPI (CPOL=0,CPHA=0) and National Semiconductor Microwire specifications provides access to all MT91L60/61 internal read and write registers. This microport consists of a transmit/receive data pin (DATA1), a receive data pin (DATA2), a chip select pin (\overline{CS}) and a synchronous data clock pin (\underline{SCLK}) . For D-channel contention control, in ST-BUS mode, this interface provides an open-drain interrupt output (IRQ).

The microport dynamically senses the state of the serial clock (SCLK) each time chip select becomes active. The device then automatically adjusts its internal timing and pin configuration to conform to Intel or Motorola/National requirements. If SCLK is high during chip select activation then Intel mode 0 timing is assumed. The DATA1 pin is defined as a bi-directional (transmit/receive) serial port and DATA2 is internally disconnected. If SCLK is low during chip select activation then Motorola/National timing is assumed. Motorola processor mode CPOL=0, CPHA=0 must be used. DATA1 is defined as the data transmit pin while DATA2 becomes the data receive pin. Although the dual port Motorola controller configuration usually supports full-duplex communication, only half-duplex communication is possible in the MT91L60/61. The micro must discard non-valid data which it clocks in during a valid write transfer to the MT91L60/61. During a valid read transfer from the MT91L60/61 data simultaneously clocked out by the micro is ignored by the MT91L60/61.

All data transfers through the microport are two-byte transfers requiring the transmission of a Command/Address byte followed by the data byte written or read from the addressed register. CS must remain asserted for the duration of this two-byte transfer. As shown in Figures 5 and 6 the falling edge of CS indicates to the MT91L60/61 that a microport transfer is about to begin. The first 8 clock cycles of SCLK after the falling edge of CS are always used to receive the Command/Address byte from the microcontroller. The Command/Address byte contains information detailing whether the second byte transfer will be a read or a write operation and at what address. The next 8 clock cycles are used to transfer the data byte between the MT91L60/61 and the microcontroller. At the end of the two-byte transfer CS is brought high again to terminate the session. The rising edge of CS will tri-state the output driver of DATA1 which will remain tri-stated as long as CS is high.

Intel processors utilize least significant bit first transmission while Motorola/National processors employ most significant bit first transmission. The MT91L60/61 microport automatically accommodates these two schemes for normal data bytes. However, to ensure decoding of the R/W and address information, the Command/Address byte is defined differently for Intel operation than it is for Motorola/National operation. Refer to the relative timing diagrams of Figures 5 and 6.

Receive data is sampled on the rising edge of SCLK while transmit data is made available concurrent with the falling edge of SCLK.








Figure 5 - Serial Port Relative Timing for Motorola Mode 00/National Microwire

Flexible Digital Interface

A serial link is required to transport data between the MT91L60/61 and an external digital transmission device. The MT91L60/61 utilizes the ST-BUS architecture defined by Zarlink Semiconductor but also supports a strobed data interface found on many standard Codec devices. This interface is commonly referred to as Simple Serial Interface (SSI). The combination of ST-BUS and SSI provides a Flexible Digital Interface (FDI) capable of supporting all Zarlink basic rate transmission devices as well as many other 2B+D transceivers.

The required mode of operation is selected via the CSL2-0 control bits (Control Register 2, address 04h). Pin definitions alter dependent upon the operational mode selected, as described in the following subsections as well as in the Pin Description tables.

Quiet Code

The FDI can be made to send quiet code to the decoder and receive filter path by setting the RxMute bit high. Likewise, the FDI will send quiet code in the transmit path when the TxMute bit is high. Both of these control bits reside in Control Register 1 at address 03h. When either of these bits are low their respective paths function normally. The -Zero entry of Table 1 is used for the quiet code definition.

ST-BUS Mode

The ST-BUS consists of output (DSTo) and input (DSTi) serial data streams, in FDI these are named Dout and Din respectively, a synchronous clock input signal CLOCKin ($\overline{C4i}$), and a framing pulse input ($\overline{F0i}$). These signals are direct connections to the corresponding pins of Zarlink basic rate devices. The CSL2, CSL1 and CSL0 bits are set to 1 for ST-BUS operation.

The data streams operate at 2048 kb/s and are Time Division Multiplexed into 32 identical channels of 64 kb/s bandwidth. A frame pulse (a 244 nSec low going pulse) is used to separate the continuous serial data streams into the 32 channel TDM frames. Each frame has a 125 μ Second period translating into an 8 kHz frame rate. A valid frame begins when F0i is logic low coincident with a falling edge of C4i. Refer to Figure 11 for detailed ST-BUS timing. C4i has a frequency (4096 kHz) which is twice the data rate. This clock is used to sample the data at the 3/4 bit-cell position on DSTi and to make data available on DSTo at the start of the bit-cell. C4i is also used to clock the MT91L60/61 internal functions (i.e., Filter/Codec, Digital gain and tone generation) and to provide the channel timing requirements.

The MT91L60/61 uses only the first four channels of the 32 channel frame. These channels are always defined, beginning with Channel 0 after the frame pulse, as shown in Figure 6 (ST-BUS channel assignments). The MT91L60/61 provides a delayed frame pulse (F0od), 4 channels after the input frame pulse.

The first two (D & C) Channels are enabled for use by the DEN and CEN bits respectively, (Control Register 2, address 04h). ISDN basic rate service (2B+D) defines a 16 kb/s signalling (D) Channel. The MT91L60/61 supports transparent access to this signalling channel. ST-BUS basic rate transmission devices, which may not employ a microport, provide access to their internal control/status registers through the ST-BUS Control (C) Channel. The MT91L60/61 supports MT91L60/61 supports microport access to this C-Channel.




Figure 6 - ST-BUS Channel Assignment

DEN - D-Channel

In ST-BUS mode access to the D-Channel (transmit and receive) data is provided through an 8-bit read/write register (address 06h). D-Channel data is accumulated in, or transmitted from this register at the rate of 2 bits/frame for 16 kb/s operation (1 bit/frame for 8 kb/s operation). Since the ST-BUS is asynchronous, with respect to the microport, valid access to this register is controlled through the use of an interrupt (IRQ) output. D-Channel access is enabled via the (DEn) bit.

<u>DEN:</u>

When 1, ST-BUS D-channel data (1 or 2 bits/frame depending on the state of the D8 bit) is shifted into/out of the D-channel (READ/WRITE) register.

When 0, the receive D-channel data (READ) is still shifted into the proper register while the DSTo D-channel timeslot and IRQ outputs are tri-stated (default).

D8:

When 1, D-Channel data is shifted at the rate of 1 bit/frame (8 kb/s).

When 0, D-Channel data is shifted at the rate of 2 bits/frame (16 kb/s default).

16 kb/s D-Channel operation is the default mode which allows the microprocessor access to a full byte of D-Channel information every fourth ST-BUS frame. By arbitrarily assigning ST-BUS frame n as the reference frame, during which the microprocessor D-Channel read and write operations are performed, then:

a. A microport read of address 04 hex will result in a byte of data being extracted which is composed of four I-bits (designated by roman numerals I,II,III,IV). These di-bits are composed of the two D-Channel bits received during each of frames n, n-1, n-2 and n-3. Referring to Fig. 7a: di-bit I is mapped from frame n-3, di-bit II is mapped from frame n-2, di-bit III is mapped from frame n-1 and di-bit IV is mapped from frame n.

The D-Channel read register is not preset to any particular value on power-up (PWRST) or software reset (RST).

b. A microport write to Address 04 hex will result in a byte of data being loaded which is composed of four di-bits (designated by roman numerals I, II, III, IV). These di-bits are destined for the two D-Channel bits transmitted during each of frames n+1, n+2, n+3, n+4. Referring to Fig. 7a: di-bit I is mapped to frame n+1, di-bit II is mapped to frame n+2, di bit III is mapped to frame n+3 and di bit IV is mapped to frame n+4.

If no new data is written to address 04 hex, the current D-channel register contents will be continuously retransmitted. The D-Channel write register is preset to all ones on power-up (PWRST) or software reset (RST).

An interrupt output is provided (IRQ) to synchronize microprocessor access to the D-Channel register during valid ST-BUS periods only. IRQ will occur every fourth (eighth in 8 kb/s mode) ST-BUS frame at the beginning of the third (second in 8 kb/s mode) ST-BUS bit cell period. The interrupt will be removed following a microprocessor Read or Write of Address 04 hex or upon encountering the following frames F0i input, whichever occurs first. To ensure D-Channel data integrity, microport read/write access to Address 04 hex must occur before the following frame pulse. See Figure 7b for timing.

8 kb/s operation expands the interrupt to every eight frames and processes data one-bit-per-frame. D-Channel register data is mapped according to Figure 7c.

CEn - C-Channel

Channel 1 conveys the control/status information for the Layer 1 transceiver. C-Channel data is transferred MSB first on the ST-BUS by the MT91L60/61. The full 64 kb/s bandwidth is available and is assigned according to which transceiver is being used. Consult the data sheet for the selected transceiver for its C-Channel bit definitions and order of bit transfer.

When CEN is high, data written to the C-Channel register (address 05h) is transmitted, most significant bit first, on DSTo. On power-up reset (PWRST) or software reset (Rst, address 03h) all C-Channel bits default to logic high. Receive C-Channel data (DSTi) is always routed to the read register regardless of this control bit's logic state.

When low, data transmission is halted and this timeslot is tri-stated on DSTo.

B1-Channel and B2-Channel

Channels 2 and 3 are the B1 and B2 channels, respectively. B-channel PCM associated with the Filter/Codec and transducer audio paths is selected on an independent basis for the transmit and receive paths. TxBSel and RxBSel (Control Register 1, address 03h) are used for this purpose.

If no valid transmit path has been selected then the timeslot output on DSTo is tri-stated (see PDFDI and PDDR control bits, Control Register 1 address 03h).




Figure 7a - D-Channel 16 kb/s Operation




Figure 7b - IRQ Timing Diagram




Figure 7c - D-Channel 8 kb/s Operation

SSI Mode

The SSI BUS consists of input and output serial data streams named Din and Dout respectively, a Clock input signal (CLOCKin), and a framing strobe input (STB). The frame strobe must be synchronous with, and eight cycles of, the bit clock. A 4.096 MHz master clock is also required for SSI operation if the bit clock is less than 512 kHz. The timing requirements for SSI are shown in Figures 12 & 13.

In SSI mode the MT91L60/61 supports only B-Channel operation. The internal C and D Channel registers used in ST-BUS mode are not functional for SSI operation. The control bits TxBSel and RxBSel, as described in the ST-BUS section, are ignored since the B-Channel timeslot is defined by the input STB strobe. Hence, in SSI mode transmit and receive B-Channel data are always in the channel defined by the STB input.

The data strobe input STB determines the 8-bit timeslot used by the device for both transmit and receive data. This is an active high signal with an 8 kHz repetition rate. The MT91L61 provides a delayed strobe pulse which occurs after the initial strobe goes low and is held high for the duration of 8 pcm bits.

SSI operation is separated into two categories based upon the data rate of the available bit clock. If the bit clock is 512 kHz or greater then it is used directly by the internal MT91L60/61 functions allowing synchronous operation. If the available bit clock is 128 kHz or 256 kHz, then a 4096 kHz master clock is required to derive clocks for the internal MT91L60/61 functions.

Applications where Bit Clock (BCL) is below 512 kHz are designated as asynchronous. The MT91L60/61 will realign its internal clocks to allow operation when the external master and bit clocks are asynchronous. Control bits CSL2, CSL1 and CSL0 in Control Register 2 (address 04h) are used to program the bit rates.

For synchronous operation data is sampled, from Din, on the falling edge of BCL during the time slot defined by the STB input. Data is made available, on Dout, on the rising edge of BCL during the time slot defined by the STB input. Dout is tri-stated at all times when STB is not true. If STB is valid and PDDR is set, then quiet code will be transmitted on Dout during the valid strobe period. There is no frame delay through the FDI circuit for synchronous operation.

For asynchronous operation Dout and Din are as defined for synchronous operation except that the allowed output jitter on Dout is larger. This is due to the resynchronization circuitry activity and will not affect operation since the bit cell period at 128 kb/s and 256 kb/s is relatively large. There is a one frame delay through the FDI circuit for asynchronous operation. Refer to the specifications of Figures 12 & 13 for both synchronous and asynchronous SSI timing.

PWRST/Software Reset (Rst)

While the MT91L60/61 is held in PWRST no device control or functionality is possible. While in software reset (Rst=1, address 03h) only the microport is functional. Software reset can only be removed by writing the Rst bit low or by performing a hardware PWRST. While the Rst bit is high, the other bits in Control Register 1 are held low and cannot be reprogrammed. Therefore to modify Control Register 1 the Rst bit must first be written low, followed by a 2nd write operation which writes the desired data. This avoids a race condition between clearing the reset bit and the writing of the other bits in Control Register 1.

After a Power-up reset (\overline{PWRST}) or software reset (Rst) all control bits assume their "Power Reset Value" default states; μ -Law coding, 0 dB Rx and 6dB Tx gains and the device powered up in SSI mode 2048 kb/s operation with Dout tri-stated while there is no strobe active on STB. If a valid strobe is supplied to STB, then Dout will be active, during the defined channel.

To attain complete power-down from a normal operating condition, write PDFDI = 1 and PDDR = 1 (Control Register 1, address 03h) or set the PWRST pin low.

00	RxINC	RxFG ₂	RxFG ₁	RxFG ₀	TxINC	TxFG ₂	TxFG ₁	TxFG ₀	Gain Control Register 1
01	-	-	-	-	-	STG ₂	STG ₁	STG ₀	Gain Control Register 2
02	-	-	-	-	-	-	-	DrGain	Path Control
03	PDFDI	PDDR	RST	-	T _x Mute	R _x Mute	T _x Bsel	R _x Bsel	Control Register 1
04	CEN	DEN	D8	A/μ	<u>Smag/</u> ITU-T	CSL ₂	CSL1	CSL ₀	Control Register 2
05	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	C-Channel Register
06	D ₇	D ₆	D ₅	D ₄	D ₃	D_2	D ₁	D ₀	D-Channel Register
07	-	-	-	-	PCM/ ANALOG	loopen	-	-	Loop Back

Table 2 - 3V Multi-featured Codec Register Map

Applications

Figure 8 shows an application in a wireless phone set. Figure 9 shows an MT9161B's delayed frame pulse driving a second MT9161B. This configuration would be used where multiple CODEC's were using a data bus (an example being Zarlink's ST-BUS).




Figure 8 - Wireless Phone Set





Figure 9 - Delayed Frame Pulse of First MT91L61 Signalling Second MT91L61

Register Summary


RxINC	RxFG ₂	RxFG ₁	RxFG ₀	TxINC	TxFG ₂	TxFG ₁	TxFG ₀		Power Re 1000	set Value 0000
7	6	5	4	3	2	1	0			
Receive Gain Setting (dB)	Rx	FG ₂	RxFG ₁	RxFG ₀		Transmit G Setting (d		TxFG ₂	TxFG ₁	TxFG
(default) 0		0	0	0		(default)	0	0	0	0
-1		0	0	1		1		0	0	1
-2		0	1	0		2		0	1	0
-3		0	1	1		3		0	1	1
-4		1	0	0		4		1	0	0
-5		1	0	1		5		1	0	1
-6		1	1	0		6		1	1	0
-7		1	1	1		7		1	1	1
: When high, the		th nomina			/hen low, th	nis gain is -		bit n		
When high, the When high, the	receive pa transmit pa	th nomina			/hen low, th	nis gain is -	6.0 dB. is 6.0 dB.		WRITE/RE	AD VE
When high, the When high, the	receive pa transmit pa	th nomina			/hen low, th	nis gain is -	6.0 dB. is 6.0 dB.		Power Re	
: When high, the : When high, the Control Regis	receive pa transmit pa	th nomina ath nomina	al gain is se	t to 15.3 dI	/hen low, tł 3. When lo	nis gain is - w, this gain	6.0 dB. is 6.0 dB.		Power Re	set Value
When high, the When high, the Control Regis	receive pa transmit p. ster 2	th nomina ath nomina - 5 e Gain	al gain is se	t to 15.3 dI	/hen low, th 3. When low STG ₂	nis gain is - w, this gain	6.0 dB. is 6.0 dB. ADDRE		Power Re	set Value
When high, the When high, the Control Regis	receive pa transmit pa ster 2 - 6 Side-ton Setting	th nomina ath nomina - 5 e Gain (dB)	- 4 STC	t to 15.3 dI	STG ₁	nis gain is - w, this gain STG ₁ 1 STG ₀	6.0 dB. is 6.0 dB. ADDRE		Power Re	set Value
When high, the When high, the Control Regis	receive pa transmit p ster 2 - 6 Side-ton	th nomina ath nomina - 5 e Gain (dB)) OFF	al gain is se	t to 15.3 dI	/hen low, th 3. When low STG ₂ 2	nis gain is - w, this gain STG ₁ 1	6.0 dB. is 6.0 dB. ADDRE		Power Re	set Value
When high, the When high, the Control Regis	receive pa transmit pa ster 2 - 6 Side-ton Setting (default -9.9 -6.6	th nomina ath nomina - 5 e Gain (dB)) OFF	- 4 STC	t to 15.3 dI	$\frac{1}{2}$ $\frac{1}$	nis gain is - w, this gain STG ₁ 1 STG ₀	6.0 dB. is 6.0 dB. ADDRE		Power Re	set Value
When high, the When high, the ontrol Regis	receive pa transmit pr ster 2 - 6 Side-ton Setting (default -9.9 -6.6 -3.3	th nomina ath nomina - 5 e Gain (dB)) OFF 6 4 2	al gain is se	t to 15.3 dI	/hen low, the low of	nis gain is - w, this gain STG ₁ 1 STG ₀ 0 1 0 1 0	6.0 dB. is 6.0 dB. ADDRE		Power Re	set Value
When high, the When high, the ontrol Regis	receive pa transmit pr ster 2 - 6 Side-ton Setting (default -9.9 -6.6 -3.3 0	th nomina ath nomina - 5 e Gain (dB)) OFF 6 4 2	al gain is se	t to 15.3 dI	/hen low, the low of	nis gain is - w, this gain STG ₁ 1 STG ₀ 0 1	6.0 dB. is 6.0 dB. ADDRE		Power Re	set Value
When high, the When high, the ontrol Regis	receive pa transmit pr ster 2 - 6 Side-ton Setting (default -9.9 -6.6 -3.3 0 3.3	th nomina ath nomina - 5 e Gain (dB)) OFF 6 4 2 2	al gain is se	t to 15.3 dI	/hen low, the low of	nis gain is - w, this gain STG ₁ 1 STG ₀ 0 1 0 1 0 1	6.0 dB. is 6.0 dB. ADDRE		Power Re	set Value
When high, the When high, the Control Regis	receive pa transmit pr ster 2 - 6 Side-ton Setting (default -9.9 -6.6 -3.3 0	th nomina ath nomina - 5 e Gain (dB)) OFF 6 4 2 2 4	al gain is se - 4 STC 0 0 0 0 0 1 1	t to 15.3 dI	/hen low, the low of	nis gain is - w, this gain STG ₁ 1 STG ₀ 0 1 0 1 0	6.0 dB. is 6.0 dB. ADDRE		Power Re	set Value





Control R	egister 1	r 1							ESS = 03h WRITE/READ VERIFY
	PDFDI	PDDR	Rst	-	TxMute	RxMute	TxBsel	RxBsel	Power Reset Value 0000 0000
	7	6	5	4	3	2	1	0	
PDFDI PDDR	When is tri- outsid	high, the eastated. In S	ar driver and SI mode th	d Filter/Co e PCM out	dec are pow tput code w	vered down vill be -zero	(default). In code duri	n addition, ing the valid	v, the FDI is active. n ST-BUS mode, the selected output channel d strobe period. The output will be tri-stated low, the driver and Filter/Codec are active if
Rst	high a (PWR	and device re	emains pow oit is useful	vered up. A for quickly	software re y programn	eset can be r	emoved on gisters to th	ly by writin	eset (PWRST) except that the Rst bit remains g this bit low or by means of a hardware reset ower Reset Values. When this bit is low, the
TxMute	(only	U	ode is mute	ed, the trans	1	1	1	,	nus forcing the output code into a mute state e still functional). When low the full transmit
RxMute		high the real low the ful			-	-	ed with qu	iet code; th	us forcing the receive path into a mute state.
TxBsel		high, the tr Not used in			functional i	n ST-BUS	mode. Whe	en low, the t	transmit B1 channel is functional in ST-BUS
RxBsel	When	high, the r	eceive B2 o	channel is t	functional i	n ST-BUS	mode. Whe	en low, the	receive B1 channel is functional in ST-BUS

MT91L60/61

	CEn	DEn	D8	$A/\overline{\mu}$	Smag/ ITU-T	CSL ₂	CSL_1	CSL ₀	Power Reset Value 0000 0010
	7	6	5	4	3	2	1	0	
CEn		channel 1 ti	meslot is tr	i-stated on	DSTo. Chani	nel 1 data	received o	n DSTi is r	d during channel 1 on DSTo. When low, ead via the C-Channel register (address 0 S operation and is ignored for SSI operatio
DEn		The remaini	ing six bits	of the D-Cl	hannel carry	no inform	nation. Whe	en low, the	ed (2 bits/frame) during channel 0 on DS channel 0 timeslot is completely tri-stated dless of the state of DEN. This control bit
					e and is ignor			0 0	
08		significance	only for S	Г-BUS mod	e and is igno	ored for SS	SI operation	ı.	xb/s (default).
$A/\overline{\mu}$		significance When high, When high,	only for S D-channel A-Law enc	Γ-BUS mod operates at oding/decoo	e and is igno 8 kb/s. When ding is selecte	ored for SS n low, D-c ted for the	SI operation hannel ope MT91L60/	n. erates at 16 k /61. When l	xb/s (default). ow, μ-Law encoding/decoding is selected
D8 4∕μ Smag/ITT	U-T	significance When high, When high, When high,	e only for S D-channel A-Law enc sign-magn	F-BUS mod operates at oding/decod itude code a	e and is igno 8 kb/s. When ding is selecto assignment is	ored for SS n low, D-c ted for the s selected	SI operation hannel ope MT91L60/ for the Co	n. erates at 16 k /61. When h odec input/o	xb/s (default).
$4/\overline{\mu}$	U-T	significance When high, When high, When high,	e only for S D-channel A-Law enc sign-magn	F-BUS mod operates at oding/decod itude code a nput/output	e and is igno 8 kb/s. When ding is selecto assignment is	ored for SS n low, D-c ted for the s selected nverted m	SI operation hannel ope MT91L60, for the Co agnitude (µ	n. erates at 16 k /61. When h odec input/o	xb/s (default). ow, μ-Law encoding/decoding is selected utput. When low, ITU-T code assignmen ue sign, alternate digit inversion (A-Law)
$A/\overline{\mu}$	U-T	significance When high, When high, when high, selected for	e only for S D-channel A-Law enc sign-magn the Codec i	F-BUS mod operates at oding/decod itude code a nput/output	e and is igno 8 kb/s. When ding is selecte assignment is t; true sign, ir	ored for SS n low, D-c ted for the s selected nverted m	SI operation hannel ope MT91L60/ for the Co agnitude (µ CLOO	n. rrates at 16 k /61. When h odec input/o I-Law) or tr	xb/s (default). ow, μ-Law encoding/decoding is selected utput. When low, ITU-T code assignmen ue sign, alternate digit inversion (A-Law)
$\sqrt{\mu}$	U-T CSL ₂	significance When high, When high, When high, selected for CSL ₁	conly for S ² D-channel A-Law enc sign-magn the Codec i	F-BUS mod operates at oding/decod itude code a nput/output	e and is igno 8 kb/s. When ding is selecto assignment is t; true sign, ir lock rate (kl	ored for SS n low, D-c ted for the s selected nverted m	SI operation hannel ope MT91L60, for the Co agnitude (µ CLOC	n. rrates at 16 k /61. When h odec input/o 1-Law) or tr CKin (kHz)	xb/s (default). ow, μ-Law encoding/decoding is selected utput. When low, ITU-T code assignmen ue sign, alternate digit inversion (A-Law)
$\sqrt{\mu}$	U-T CSL ₂ 1	significance When high, When high, When high, selected for CSL ₁ 1	e only for S ² D-channel A-Law enc sign-magn the Codec i CSL ₀ 1	F-BUS mod operates at oding/decod itude code a nput/output	e and is igno 8 kb/s. When ding is select assignment is t; true sign, ir lock rate (kl N/A	ored for SS n low, D-c ted for the s selected nverted m	SI operation hannel ope MT91L60/ for the Co agnitude (µ CLOC	n. rrates at 16 k /61. When h odec input/o L-Law) or tr CKin (kHz) 4096	xb/s (default). ow, μ-Law encoding/decoding is selected utput. When low, ITU-T code assignmen ue sign, alternate digit inversion (A-Law)
$A/\overline{\mu}$	U-T CSL ₂ 1 1	significance When high, When high, When high, selected for CSL ₁ 1 0	e only for S ² D-channel A-Law enc sign-magn the Codec i CSL ₀ 1 0	F-BUS mod operates at oding/decod itude code a nput/output	e and is igno 8 kb/s. When ding is select assignment is t; true sign, ir lock rate (kl N/A 128	ored for SS n low, D-c ted for the s selected nverted m	SI operation hannel ope MT91L60/ for the Co agnitude (µ CLOC	n. rates at 16 k /61. When h odec input/o I-Law) or tr CKin (kHz) 4096 4096	cb/s (default). ow, μ-Law encoding/decoding is selected utput. When low, ITU-T code assignmen ue sign, alternate digit inversion (A-Law)
$\sqrt{\mu}$	U-T CSL ₂ 1 1 1	significance When high, When high, When high, selected for CSL ₁ 1 0 0	e only for S" D-channel A-Law enc sign-magn the Codec i CSL ₀ 1 0 1	F-BUS mod operates at oding/decod itude code a nput/output	le and is igno 8 kb/s. When ding is selectu assignment is t; true sign, ir lock rate (kl N/A 128 256	ored for SS n low, D-c ted for the s selected nverted m	SI operation hannel ope MT91L60, for the Co agnitude (µ CLOC	n. rrates at 16 k /61. When h odec input/o 1-Law) or tr CKin (kHz) 4096 4096	cb/s (default). ow, μ-Law encoding/decoding is selected utput. When low, ITU-T code assignmen ue sign, alternate digit inversion (A-Law) 0 Mode ST-BUS SSI SSI
$4/\overline{\mu}$	U-T CSL ₂ 1 1 1 0	significance When high, When high, Selected for CSL ₁ 1 0 0 0	e only for S [°] D-channel A-Law enc sign-magn the Codec i CSL ₀ 1 0 1 0 1 0	F-BUS mod operates at oding/decod itude code a nput/output	le and is igno 8 kb/s. When ding is select assignment is t; true sign, ir lock rate (kl N/A 128 256 512	ored for SS n low, D-c ted for the s selected nverted m	SI operation hannel ope MT91L60, for the Co agnitude (µ CLOC	n. rrates at 16 k /61. When k odec input/o L-Law) or tr CKin (kHz) 4096 4096 512	cb/s (default). ow, μ-Law encoding/decoding is selected utput. When low, ITU-T code assignmen ue sign, alternate digit inversion (A-Law) 0 Mode ST-BUS SSI SSI SSI SSI







Absolute Maximum Ratings[†]

	Parameter	Symbol	Min.	Max.	Units
1	Supply Voltage	V _{DD} - V _{SS}	- 0.3	5	V
2	Voltage on any I/O pin	V _I /V _O	V _{SS} - 0.3	V _{DD} + 0.3	V
3	Current on any I/O pin (transducers excluded)	I _I /I _O		± 20	mA
4	Storage Temperature	Τ _S	- 65	+ 150	°C
5	Power Dissipation (package)	P _D		750	mW

[†] Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to V_{SS} unless otherwise stated

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	Supply Voltage	V _{DD}	2.7	3	3.6	V	
2	CMOS Input Voltage (high)	V _{IHC}	0.9*V _{DD}		V_{DD}	V	
3	CMOS Input Voltage (low)	V _{ILC}	V_{SS}		0.1*V _{DD}	V	
4	Operating Temperature	T _A	- 40		+ 85	°C	

Power Characteristics

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	Static Supply Current (clock disabled, all functions off, PDFDI/PDDR=1, PWRST=0)	I _{DDC1}		2	20	μΑ	Outputs unloaded, Input signals static, not loaded
2	Dynamic Supply Current: Total all functions enabled	I _{DDFT}		6	10	mA	See Note 1.

Note 1: Power delivered to the load is in addition to the bias current requirements.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Input HIGH Voltage CMOS inputs	V _{IHC}	0.7*Vdd			V	
2	Input LOW Voltage CMOS inputs	V _{ILC}			0.3*Vdd	V	
3	VBias Voltage Output	V _{Bias}		V _{DD} /2		V	Max. Load = $20k\Omega$
4	VRef Voltage Output	V _{Ref}		V _{DD} /2-1.1		V	No Load
5	Input Leakage Current	I _{IZ}		0.1	10	mA	$V_{IN}=V_{DD}$ to V_{SS}
6	Positive Going Threshold Voltage (PWRST only) Negative Going Threshold Voltage (PWRST only)	V _{T+} V _{T-}	2.2		0.7	V V	Vdd = 3V
	Hysteresis			0.65		V	
7	Output HIGH Current	I _{OH}	1.0			mA	V _{OH} = 0.9*V _{DD} See Note 1
8	Output LOW Current	I _{OL}	2.5			mA	V _{OL} = 0.1*V _{DD} See Note 1
9	Output Leakage Current	I _{OZ}		0.01	10	mA	$V_{OUT} = V_{DD}$ and V_{SS}
10	Output Capacitance	Co		15		pF	
11	Input Capacitance	Ci		10		pF	

DC Electrical Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

† DC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 Note 1 - Magnitude measurement igners sizes

Note 1 - Magnitude measurement, ignore signs.

Clockin Tolerance Characteristics[†] (ST-BUS Mode)

	Characteristics	Min.	Typ.‡	Max.	Units	Test Conditions
1	C4i Frequency	4095.6	4096	4096.4	kHz	(i.e., 100 ppm)

† AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

AC Characteristics [†] for A/D	(Transmit) Path - 0 dBm0 = $A_{Lo3.17}$ - 3.17 dB = 1.027 V_{rms} for μ -Law and 0 dBm0 = $A_{Lo3.14}$ -
	e Codec. (V _{Ref} = 0.4 V and V _{Bias} =1.5 volts.)

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Analog input equivalent to overload decision	A _{Li3.17} A _{Li3.14}		4.246 4.4		Vp-p Vp-p	μ-Law A-Law Both at Codec
2	Absolute half-channel gain M ± to Dout	G _{AX1} G _{AX2}	5.4 14.7	6.0 15.3	6.6 15.9	dB dB	Transmit filter gain=0 dB setting. TxINC = 0* TxINC = 1* @1020 Hz
	Tolerance at all other transmit filter settings (1 to 7 dB)		-0.2	±0.1	+0.2	dB	
3	Gain tracking vs. input level ITU-T G.714 Method 2	G _{TX}	-0.3 -0.6 -1.6		0.3 0.6 1.6	dB dB dB	3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
4	Signal to total Distortion vs. input level. ITU-T G.714 Method 2	D _{QX}	35 29 24			dB dB dB	0 to -30 dBm0 -40 dBm0 -45 dBm0
5	Transmit Idle Channel Noise	N _{CX} N _{PX}		13 -70.5	16 -69	dBrnC0 dBm0p	μ-Law A-Law
6	Gain relative to gain at 1020 Hz <50 Hz 60 Hz 200 Hz 300 - 3000 Hz 3000-3300 Hz 3300 Hz 3400 Hz 4600 Hz >4600 Hz	G _{RX}	-0.25 -0.9 -0.9 -1.2	-45 -0.2 -0.6 -23 -41	-25 -30 0.25 0.25 0.25 0.25 -12.5 -25 -25 -25	dB dB dB dB dB dB dB dB dB	
7	Absolute Delay	D _{AX}		360		ms	at frequency of minimum delay
8	Group Delay relative to D _{AX}	D _{DX}		750 380 130 750		ms ms ms ms	500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz
9	Power Supply Rejection f=1020 Hz	PSSR	30	50		dB	$\pm 100 \text{ mV}$ peak signal on V_{DD} μ -law

† AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 * Note: TxINC, refer to Control Register 1, address 00h.

	67 V _{rms} for A-Law, at the Codec. (V _{Ref} = C Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Analog output at the Codec full scale	A _{Lo3.17} A _{Lo3.14}		4.183 4.331		Vp-p Vp-p	μ-Law A-Law
2	Absolute half-channel gain. Din to HSPKR±	G _{AR1} G _{AR2} G _{AR3} G _{AR4}	-0.6 -6.6 -6.6 -12.6	0 -6 -12	0.6 -5.4 -5.4 -11.4	dB dB dB dB	DrGain=0, RxINC =1* DrGain=0, RxINC =0* DrGain=1, RxINC =1* DrGain=1, RxINC =0* @ 1020 Hz
	Tolerance at all other receive filter settings (-1 to -7 dB)		-0.2	±0.1	+0.2	dB	
3	Gain tracking vs. input level ITU-T G.714 Method 2	G _{TR}	-0.3 -0.6 -1.6		0.3 0.6 1.6	dB dB dB	3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
4	Signal to total distortion vs. input level. ITU-T G.714 Method 2	G _{QR}	35 29 24			dB dB dB	0 to -30 dBm0 -40 dBm0 -45 dBm0
5	Receive Idle Channel Noise	N _{CR} N _{PR}		11.5 -80	14 -77	dBrnC0 dBm0p	μ-Law A-Law
6	Gain relative to gain at 1020 Hz 200 Hz 300 - 3000 Hz 3000 - 3300 Hz 3300 Hz 3400 Hz 4000 Hz >4600 Hz >4600 Hz	G _{RR}	-0.25 -0.90 -0.9 -0.9	-0.1 -0.5 -23 -41	0.25 0.25 0.25 0.25 0.25 -12.5 -25 -25	dB dB dB dB dB dB dB	
7	Absolute Delay	D _{AR}		240		ms	at frequency of min. delay
8	Group Delay relative to D _{AR}	D _{DR}		750 380 130 750		ms ms ms ms	500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz
9	Crosstalk D/A to A/D A/D to D/A	CT _{RT} CT _{TR}		-90 -90	-74 -80	dB dB	ITU-T G.714.16

AC Characteristics[†] for D/A (Receive) Path - 0 dBm0 = $A_{Lo3.17}$ - 3.17 dB = 1.027 V_{rms} for μ -Law and 0 dBm0 = $A_{Lo3.14}$ - 3.14 dB = 1.067 V_{rms} for A-Law, at the Codec. (V_{Ref} = 0.4 V and V_{Bias} =1.5 volts.)

AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
* Note: RxINC, refer to Control Register 1, address 00h.

AC Electrical Characteristics[†] for Side-tone Path

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Absolute path gain gain adjust = 0 dB	G _{AS1} G _{AS2}	-17.1 -11.1	-16.5 -10.5	-15.9 -9.9		RxINC = 0* RxINC = 1* M± inputs to HSPKR± outputs 1000 Hz at STG2=1
2	Tolerance of other side-tone settings (-9.96 to 9.96 dB) relative to output at 0 dB setting		-0.5	+/-0.2	+0.5	dB	

† AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 * Note: RxINC, refer to Control Register 1, address 00h.

Electrical Characteristics[†] for Analog Outputs

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions	
1	Earpiece load impedance	E _{ZL}	260	300		ohms	across HSPKR±	
2	Allowable earpiece capacitive load	E _{CL}		300		pF	each pin: HSPKR+, HSPKR-	
3	Earpiece harmonic distortion	E _D		0.5		%	300 ohms load across HSPKR \pm (tol-15%), VO \leq 693mV _{RMS} , RxINC=1*, Rx gain=0 dB	

+ Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 + Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 * Note: BXINC, refer to Control Register 1, address 00b.

Note: RxINC, refer to Control Register 1, address 00h.

Electrical Characteristics[†] for Analog Inputs

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Maximum input voltage without overloading Codec across M+/M-	V _{IOLH}		2.128		Vp-р	TxINC = 0, Α/μ = 0*
		V IOLH		0.756		Vp-p Vp-p	TxINC = 0, A/μ = 0 TxINC = 1, A/μ = 1*
2	Input Impedance	ZI	50			kΩ	M+/M- to V _{SSA}

† Electrical Characteristics are over recommended temperature range & recommended power supply voltages.


Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 Note: TXINC, refer to Control Register 1, address 00b

Note: TxINC, refer to Control Register 1, address 00h.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	C4i Clock Period	t _{C4P}		244		ns	
2	C4i Clock High period	t _{C4H}		122		ns	
3	C4i Clock Low period	t _{C4L}		122		ns	
4	C4i Clock Transition Time	t _T		20		ns	
5	F0i Frame Pulse Setup Time	t _{F0iS}	50			ns	
6	F0i Frame Pulse Hold Time	t _{F0iH}	50			ns	
7	Delayed Frame Pulse delay after C4i rising	t _{F0odS}			55	ns	
8	Delayed Frame Pulse hold time from C4i rising	t _{F0odH}			50	ns	
9	DSTo Delay	t _{DSToD}			125	ns	$C_L = 30 \text{ pF}, 1 \text{ k}\Omega \text{ load.*}$
10	DSTi Setup Time	t _{DSTiS}	20			ns	
11	DSTi Hold Time	t _{DSTiH}	50			ns	

AC Electrical Characteristics[†] - ST-BUS Timing (See Figure 11)

Note: All conditions \rightarrow data-data, data-HiZ, HiZ-data.





	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	BCL Clock Period	t _{BCL}	244		1953	ns	BCL=4096 kHz to 512 kHz
2	BCL Pulse Width High	t _{BCLH}	115	122		ns	BCL=4096 kHz
3	BCL Pulse Width Low	t _{BCLL}		122		ns	BCL=4096 kHz
4	BCL Rise/Fall Time	t _R /t _F		20		ns	Note 1
5	Strobe Pulse Width	t _{ENW}		8 x t _{BCL}		ns	Note 1
6	Delayed Strobe Pulse Width	t _{ENWD}		8 x t _{BCL}		ns	Note 1
7	Strobe setup time before BCL falling	t _{SSS}	70		t _{BCL} -80	ns	
8	Strobe hold time after BCL falling	t _{SSH}	80		t _{BCL} -80	ns	
9	Delayed Strobe Pulse delay after BCL rising	t _{DSTBR}			55	ns	Note 1
10	Delayed Strobe Pulse hold time after BCL rising	t _{DSTBF}			55	ns	Note 1
11	Dout High Impedance to Active Low from Strobe rising	t _{DOZL}			55	ns	C _L =50 pF, R _L =1 K
12	Dout High Impedance to Active High from Strobe rising	t _{DOZH}			55	ns	C _L =50 pF, R _L =1 K
13	Dout Active Low to High Impedance from Strobe falling	t _{DOLZ}			90	ns	C _L =50 pF, R _L =1 K
14	Dout Active High to High Impedance from Strobe falling	t _{DOHZ}			90	ns	C _L =50 pF, R _L =1 K
15	Dout Delay (high and low) from BCL rising	t _{DD}			80	ns	C _L =50 pF, R _L =1 K
16	Din Setup time before BCL falling	t _{DIS}	10			ns	
17	Din Hold Time from BCL falling	t _{DIH}	50			ns	

† Timing is over recommended temperature range & recommended power supply voltages.
 ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
 Note 1: Not production tested, guaranteed by design.







Figure 12 - SSI Synchronous Timing Diagram


	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Bit Cell Period	T _{DATA}		7812 3906		ns ns	BCL=128 kHz BCL=256 kHz
2	Frame Jitter	Тj			600	ns	
3	Bit 1 Dout Delay from STB going high	t _{dda1}			T _j +600	ns	C _L =50 pF, R _L =1 K
4	Bit 2 Dout Delay from STB going high	t _{dda2}	600+ Т _{DATA} -Т _j	600+ T _{DATA}	600 + T _{DATA} +T _j	ns	C _L =50 pF, R _L =1 K
5	Bit n Dout Delay from STB going high	t _{ddan}	600 + (n-1) x T _{DATA} -T _j	600 + (n-1) x T _{DATA}	600 + (n-1) x T _{DATA} +T _j	ns	C _L =50 pF, R _L =1 K n=3 to 8
6	Bit 1 Data Boundary	T _{DATA1}	T _{DATA} -T _j		T _{DATA} +T _j	ns	
7	Din Bit n Data Setup time from STB rising	t _{SU}	T _{DATA} \2 +500ns-T _j +(n-1) x T _{DATA}			ns	n=1-8
8	Din Data Hold time from STB rising	t _{ho}	T _{DATA} \2 +500ns+T _j +(n-1) x T _{DATA}			ns	

AC Electrical Characteristics[†] - SSI BUS Asynchronous Timing (note 1) (see Figure 13)

† Timing is over recommended temperature range & recommended power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

Note 1: Not production tested, guaranteed by design.





28

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Input data setup	t _{IDS}	100			ns	
2	Input data hold	t _{IDH}	30			ns	
3	Output data delay	t _{ODD}			120	ns	C _L = 50pF, R _L = 1 K *
4	Serial clock period	t _{CYC}	500	1000		ns	
5	SCLK pulse width high	t _{CH}	250	500		ns	
6	SCLK pulse width low	t _{CL}	250	500		ns	
7	CS setup-Intel	t _{CSSI}	200			ns	
8	CS setup-Motorola	t _{CSSM}	100			ns	
9	CS hold	t _{CSH}	100			ns	
10	CS to output high impedance	t _{OHZ}			120	ns	C _L = 50pF, R _L = 1 K

AC Electrical Characteristics[†] - Microport Timing (see Figure 14)

† Timing is over recommended temperature range & recommended power supply voltages.
 ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
 * Note: All conditions → data-data, data-HiZ, HiZ-data.






Figure 14 - Microport Timing



- Notes: 1. Controlling Dimensions are in inches 2. Dimension A, A1 and L are measured with the package seated in the Seating Plane 3. Dimensions D & E1 do not include mould flash or protrusions. Mould flash or protrusion shall not exceed 0.010 inch. 4. Dimensions E & eA are measured with leads constrained to be perpendicular to plane T. 5. Dimensions eB & eC are measured at the lead tips with the leads unconstrained; eC must be zero or greater.

© Zarlink Semiconductor 2002 All rights reserved.				-			Package Code
ISSUE	1	2	3			Previous package codes	Package Outline for
ACN	7010	203400	213101			DP / F	24 lead PDIP
DATE	20Apr95	4Nov97	15Jul02		JEMICONDOCTOR		
APPRD.	20.000						GPD00071




Notes:

- The chamfer on the body is optional. If it not present, a visual index feature, e.g. a dot, must be located within the cross-hatched area.
 Controlling dimension are in millimeters.
 Dimension D do not include mould flash, protrusion or gate burrs. These shall not exceed 0.006" per side.
 Dimension E1 do not include inter-lead flash or protrusion. These shall not exceed 0.010" per side.
 Dimension b does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.004" total in excess of b dimension

- total in excess of b dimension.

© Zarlink Semiconductor 2002 All rights reserved.							Package Code
ISSUE	1	2	3			Previous package codes	Package Outline for
ACN	6746	201941	213098			MP / S	20 lead SOIC (0.300" Body Width)
DATE	7Apr95	27Feb97	15Jul02		JEMICONDOCTOR		
APPRD.							GPD00015



Notes:

- 1. A visual index feature, e.g. a dot, must be located within the cross-hatched area.
- 2. Controlling dimension are in millimeters.
- Dimensions D and E1 do not include mould flash or protusion. Mould flash or protusion shall not exceed 0.20 mm per side. D and E1 are maximum plastic body size dimensions including mould mismatch.
 Dimension b does not include dambar protusion/intrusion. Allowable dambar protusion shall be 0.13 mm total in excess of b dimension. Dambar intrusion shall not reduce dimension b by more than 0.07 mm.

© Zarlink Semiconductor 2002 All rights reserved.							Package Code
ISSUE	1	2	3			Previous package codes	Package Outline for 20 lead SSOP (5.3mm Body Width)
ACN	201933	205234	212477			NP / N	
DATE	27Feb97	25Sep98	3Apr02				
APPRD.							GPD00294



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's l2C components conveys a licence under the Philips l2C Patent rights to use these components in and l2C System, provided that the system conforms to the l2C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE