


Le79489

Subscriber Line Interface Circuit Ve580 Series




DISTINCTIVE CHARACTERISTICS

- Ideal for low power sensitive applications
- Low standby power (normal and reverse)
- Automatic on-chip battery switching
- On-chip thermal management
- On-chip thermal shutdown
- -20 V to -60 V battery operation
- Programmable current limit
- **■** Programmable resistive feed
- **■** Programmable loop-detect threshold
- Selectable overhead for metering applications
- Two-wire impedance set by single external impedance

- On-chip ring and test relay drivers and relay snubber circuits
- Polarity reversal (full transmission)
- Loop and ground-key detector
- Comparator for ring-trip detection
- Ground-start capability
- On-hook transmission

BLOCK DIAGRAM



NOTE: On August 3, 2007, Zarlink Semiconductor acquired the products and technology of Legerity Holdings.

 Document ID#
 080201
 Date:
 Sep 19, 2007


 Rev:
 G
 Version:
 3

 Distribution:
 Public Document

ORDERING INFORMATION

Standard Products

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations				
	(Blank)			
Le79489*	-2	DJC ^{1, 2}		
	-3			

- For delivery using a tape and reel packing system, add a "T" suffix to the OPN (Ordering Part Number) when placing an order.
- 2. The green package meets RoHS Directive 2002/95/EC of the European Council to minimize the environmental impact of electrical equipment.


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Contact Legerity sales to confirm availability of specific valid combinations and to obtain additional data on Legerity's standard military—grade products.

^{*}Legerity reserves the right to fulfill all orders for this device with parts marked with the "Am" part number prefix, until such time as all inventory bearing this mark has been depleted. It should be noted that parts marked with either the "Am" or the "Le" part number prefix are equivalent devices in terms of form, fit, and function. The only difference between the two is in the part number prefix appearing on the topside mark.

CONNECTION DIAGRAMS

Top View



Notes:

- 1. Pin 1 is marked for orientation.
- 2. $NC = No\ Connect$
- 3. RSVD = Reserved. Do not connect to this pin.

PIN DESCRIPTIONS

Pin Names	Type	Description
AGND/DGND	Gnd	Analog and Digital ground.
A(TIP)	Output	Output of A(TIP) power amplifier.
BGND	Gnd	Battery (power) ground.
B(RING)	Output	Output of B(RING) power amplifier.
BSWEN	_	Battery Switch Control. Internally connected to automatic battery switch circuitry. BSWEN can be overridden by external logic. BSWEN Low connects VBAT1 to VBAT2. BSWEN High disconnects VBAT1 from VBAT2.
BSWOUT	Output	Buffered Output. Internally connected to battery switch circuitry. The output is open-collector with a built-in pull-up resistor. BSWOUT Low indicates VBAT1 is connected to VBAT2. BSWOUT High indicates VBAT1 is disconnected from VBAT2. This output is valid only in the Active states.
BSWTH	Input	Input for setting automatic battery switch threshold. Normally tied to Battery 2. Tie to ground for manual switching.
C3-C1	Input	Decoder. TTL compatible. C3 is MSB and C1 is LSB.
C4	Input	Test Relay Input – Active Low. 1 = Off. 0 = On.
CAS	Capacitor	Anti-sat pin for capacitor to filter reference voltage when operating in anti-sat region.
DA	Input	Ring-trip negative. Negative input to ring-trip comparator.
DB	Input	Ring-trip positive. Positive input to ring-trip comparator.
DET	Output	Switchhook detector. When enabled, a logic Low indicates the selected detector is tripped. The detector is selected by the logic inputs (C3–C1). The output is open-collector with a built-in 15 k Ω pull-up resistor.
E1	Input	Ground-Key Detect Select. E1 = 1 selects the hook switch detector. E1 = 0 selects the ground-key detector. In the Tip Open state, ground key is selected independent of E1.
HPA	Capacitor	High-Pass Filter Capacitor. A(TIP) side of high-pass filter capacitor.
HPB	Capacitor	High-Pass Filter Capacitor. B(RING) side of high-pass filter capacitor.
NC	_	No connect. This pin not internally connected.
OVH	Input	Overhead Control. Logic High enables minimized nonmetering overhead. Logic Low enables 2.2 V metering DC overhead. TTL-compatible.
RD	Resistor	Detector resistor. Detector threshold set and filter pin.
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network. The other end of th network connects to the receiver summing node (RSN). Connection point for the DC feed current programming network. The other end of the network connects to RSN. V _{RDC} is negative for normal polarity and positive for reverse polarity.
RFA	_	Resistive feed adjust. Adjust the DC feed resistance gain coefficient, GDC, with external resistor connected to ground.
RINGOUT	Output	Ring Relay Driver. Open-collector driver with emitter internally connected to BGND.
RSN	Input	Receive Summing Node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 500 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node.
RSVD	_	Reserved. These pins are reserved for Legerity use. Make no connection to these pins.
TESTOUT	Output	Test Relay Driver. Open collector driver with emitter internally connected to AGND.
TMG	_	Thermal Management. External resistor connects this pin to VBAT2 to offload power dissipation from SLIC. Functions during normal polarity, Active state.
VBAT1	Battery	Most negative battery supply and substrate connection.
VBAT2	Battery	Battery supply for output power amplifiers. Switched to VBAT1 by BSWEN.
VCC	Power	+5 V power supply.
VTX	Output	Transmit Audio. This output is a 0.5066 unity gain version of the A(TIP) and B(RING) metallic voltage VTX also sources the two-wire input impedance programming network.
Exposed Pad	Battery	This must be electrically tied to VBAT1.

ABSOLUTE MAXIMUM RATINGS

	Storage temperature55°C to +150°C
	With respect to AGND/DGND:
1	V _{CC}
1	V _{BAT1} Continuous. +0.4 V to -70 V 10 ms +0.4 V to -75 V
1	V_{BAT2} and BSWTH +0.4 V to V_{BAT1}
1	3GND
1	A(TIP) or B(RING) with respect to BGND:
	ContinuousV _{BAT1} to +1 V
	$10 \text{ ms } (f = 0.1 \text{ Hz}) \dots -70 \text{ V to } +5 \text{ V}$
	1 μ s (f = 0.1 Hz)
	250 ns (f = 0.1 Hz)
(Current from A(TIP) or B(RING) $\pm 150 \text{ mA}$
-	TESTOUT/RINGOUT/current 80 mA
-	TESTOUT/RINGOUT/voltage BGND to +7 V
-	TESTOUT/RINGOUT/transient BGND to +10 V
I	DA and DB inputs $ \begin{array}{ccccccccccccccccccccccccccccccccccc$
(C4–C1, BSWEN, OVH, E1 Input voltage0.4 V to V _{CC} + 0.4 V
	Maximum power dissipation, continuous* TA = 70°C, No heat sink (see note): In 32-pin PLCC package
-	Thermal data $(\theta_{ m JA})$
	In 32-pin PLCC package43°C/W typ
I	ESD immunity (HBM) JESD22 Class 1C compliant

^{*} Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. Continuous operation above 145°C junction temperature may degrade device reliability.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

Package Assembly

Green package devices are assembled with enhanced, environmental compatible lead-free, halogen-free, and antimony-free materials. The leads possess a matte-tin plating which is compatible with conventional board assembly processes or newer lead-free board assembly processes. The peak soldering temperature should not exceed 245°C during printed circuit board

OPERATING RANGES

Commercial (C) Devices

Ambient temperature
V _{CC}
BAT1
BAT2
AGND/DGND
BGND with respect to GND -100 mV to $+100 \text{ mV}$
Load resistance on VTX to GND 20 $k\Omega$ min

Operating ranges define those limits over which the functionality of the device is guaranteed by production testing.

^{*} Legerity guarantees the performance of this device over commercial (0 to 70°C) and industrial (-40 to 85°C) temperature ranges by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore TR-TSY-000357 Component Reliability Assurance Requirements for Telecommunications Equipment.

ELECTRICAL CHARACTERISTICS

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Transmission Performance						<u>I</u>
2-wire return loss (See Test Circuit D)	200 Hz to 3.4 kHz	26			dB	4, 6
Analog output (V _{TX}) impedance			3	20	Ω	4
Analog output (V _{TX}) offset voltage		-50		+50	mV	
Overload level, 2-wire	Active state	2.5			Vpk	2a, 3
THD, Total Harmonic Distortion	0 dBm		-64	-50		2
	+7 dBm		-55	-40	dB	3
THD, open loop	$0 \text{ dBm}, R_{\text{LAC}} = 600 \Omega$			-36		4
Longitudinal Capability (See Test C	Circuit C)					ı
Longitudinal to metallic L-T 200 Hz to 1 kHz	Normal polarity Normal polarity Normal polarity Normal polarity -40°C to +85°C Reverse polarity -40°C to +85°C -2	52 60 58 54				
Longitudinal to metallic L-T 1 kHz to 3.4 kHz	Normal polarity Normal polarity Normal polarity Normal polarity -40°C to +85°C Reverse polarity -40°C to +85°C -2	52 54 54 54			dB	8
Longitudinal signal generation 4-L	200 Hz to 3.4 kHz	40			dB	
Longitudinal current per pin (A or B)	Active state	15	27		mArms	7
Longitudinal impedance at A or B	0 to 100 Hz		25		Ω/pin	4
Longitudinal Induction				23	dBrnc	4
Idle Channel Noise						ı
C-message weighted noise	$R_L = 600 \Omega$		+7	+12	dBrnC	4, 8
Psophometric weighted noise	$R_L = 600 \Omega$		-83	-78	dBmp	8
Insertion Loss (See Test Circuits A	and B)					l
Gain, 4- to 2-wire	0 dBm, 1 kHz 0°C to 70°C -40°C to 85°C	-0.15 -0.20	0	+0.15		4
Gain, 2- to 4-wire, 4-to-4-wire	0 dBm, 1 kHz 0°C to 70°C	-6.05	-5.90	-5.75		
	−40°C to 85°C	-6.10	-5.90	-5.70		4
Gain, 4- to 2-wire	Open loop	-0.35		+0.35	dB	4
Gain, 2- to 4-wire, 4- to 4-wire	Open loop	-6.25	-5.90	-5.55		4
Gain over frequency	300 to 3.4 kHz, relative to 1 kHz	-0.10		+0.10		
Gain tracking	+3 dBm to -55 dBm relative to 0 dBm	-0.10		+0.10		
Gain tracking open loop	0 dB to -15 dB	-0.35		+0.35		4
Group delay	0 dBm, 1 kHz		4		μs	4, 6

Note:

^{*} $P.G. = Performance\ Grade$


ELECTRICAL CHARACTERISTICS (CONTINUED)


Description		Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Line Characteristics			I	<u>I</u>			1
_	ort loop	$R_{LDC} = 250 \Omega$	44.2	48.6	54.0		
	dium loop	$R_{LDC} = 700 \Omega$	33.4	37.1	40.8		
	ng loop	$R_{LDC} = 2 k\Omega$	17.2	19.2	21.2		
	ort loop	$R_{LDC} = 250 \Omega$	44.2	48.6	54.0	mA	
LOI	ng loop	$R_{LDC} = 2 k\Omega$	16.0	18.0	20.0	ША	
I _L , Accuracy, Standby sta	te	$I_{L} = \frac{ V_{BATI} - 3 V}{R_{L} + 400}$ $T_{A} = 25^{\circ}C$	0.7 I _L	I_{L}	1.3 I _L		
		Current limited region	18	30			
I _L , Loop current, Disconn	ect state	$R_{\rm L} = 0$			100	μΑ	
I_LLIM		Active, A and B to GND		95	135	mA	
V _{apparent}				52			4
		Active, Normal	40.3	41.7		V	
V _{AB} , Open loop voltage		Reverse Polarity	39.8	41.7			
DATE CHILL		OVH = 0	37	39		***	
BAT SW hysteresis				1150		mV	
BAT SW threshold				BAT2 + 8.5		V	
(from V _{BAT1} to V _{BAT2})	4-	D = 0		+ 8.3	100	A	
I _A , Leakage, Tip Open sta		$R_L = 0$ B to GND	10	20	100	μA	
I _B , Current, Tip Open stat	e		18	30	56	mA	1
V _A , Active		RA to BAT1 = 7 k Ω , RB to GND = 100 Ω	-7.5	-5		V	4
	Ratio (Vrip	ple = 100 mVrms), Active Normal State		T	1		
V _{CC}		50 Hz to 3.4 kHz	30	45			3
V_{BAT1}		50 Hz to 3.4 kHz	28	50			
V_{BAT2}		50 Hz to 3.4 kHz	35	50		σĿ	4
V_{BAT1} , Open loop, R_{LAC}	$=600 \Omega$	50 Hz	8	14		dB	
(Anti-sat region)		100 Hz 200 Hz	15	22 29			4
		500 Hz to 3.4 kHz	20 28	40			
Effective internal resistan	re	CAS pin to GND	85	170	255	kΩ	4
Device Power Dissipatio		Critic pin to Gree	05	1,0	233	No D	
Open loop, Disconnect sta				35	70		
Open loop, Standby state				50	85		
Open loop, Active state		OVH = 1		150	250		
Open loop, Active state		OVH = 0		550	620	mW	9
Off hook, Standby state		$R_{\rm I} = 600 \Omega$		1000	1300	111 11	-
Off hook, Active state		$R_{\rm L} = 600 \Omega$ $R_{\rm I} = 250 \Omega$			1200		-
On nook, Active state		$R_{L} = 250 \Omega$ $R_{L} = 700 \Omega$		880 800	1000		
Supply Currents, Batter	y						
I _{CC} ,		Disconnect state		2.5	4.5		
Open Loop V _{CC} supply or	ırrent	Standby state		3.0	4.5		
		Active state		6.3	9.5	mA	
I _{BAT1} ,	ourrent.	Disconnect state		0.5	1.0		
Open Loop V _{BAT1} supply	current	Standby state Active state		0.7 2.8	1.5 4.8		
		1101170 State		2.0	7.0		<u> </u>

ELECTRICAL CHARACTERISTICS (CONTINUED)

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
RFI Rejection						
RFI rejection	100 kHz to 30 MHz (See Figure E)			0.7	mVrms	4
Logic Inputs (C4-C1, E1, BSWEN,	OVH [-5, -6 only])					
V _{IH} , Input High voltage C3 C1, C2, C4, BSWEN, OVH, E1		2.5 2.0			V	
V _{II.} , Input Low voltage				0.8		
I _{IH} , Input High current C4–C1, OVH, E1		-75		40		
I _{IH} , Input High current, BSWEN		-75		1200	μA	
I _{IL} , Input Low current, except C1		-400				
I _{IL} , Input Low current, C1		-600	-300			
Logic Output (DET, BSWOUT)		I				
V _{OL} , Output Low voltage	$I_{OUT} = 0.3 \text{ mA}$			0.40	37	
V _{OH} , Output High voltage	$I_{OUT} = -0.05 \text{ mA}$	2.4			V	
Ring-Trip Comparator Input (DA,	DB)	<u> </u>				
Bias current		-500	-50		nA	
Offset voltage	Source resistance = $2 M\Omega$	-50	0	+50	mV	5
Loop Detector		<u> </u>				
I _T , Loop-detect threshold tolerance	Active state, Off-hook to On-hook $R_D = 35.4 \text{ k}\Omega, I_T = 368/R_D$ On-hook to Off-hook $R_D = 35.4 \text{ k}\Omega, I_T = 414/R_D$	-15 -20		+15		
	Standby state, Off-hook to On-hook $R_D = 35.4 \text{ k}\Omega$, $I_T = 425/R_D$ On-hook to Off-hook $R_D = 35.4 \text{ k}\Omega$, $I_T = 471/R_D$	-15 -20		+15	%	
Loop-detect threshold hysteresis	Active state	20	1.3	. 20		4
IGK, GND key-detector threshold	Standby state R _L from BX to GND Active, Standby, and Tip Open states	5	9	13	mA	
Relay Driver Output (RINGOUT/T	TESTOUT)	ı				
On voltage	$I_{OL} = 40 \text{ mA}$		+0.3	+0.7	V	
Off leakage	$V_{OH} = +5 \text{ V}$			100	μΑ	
Zener breakover	$I_Z = 100 \mu A$	6	7.5		17	
Zener On voltage	$I_Z = 40 \text{ mA}$		7.9	10	V	


RELAY DRIVER SCHEMATICS





Notes:

1. Unless otherwise specified, test conditions are $V_{CC} = +5$ V, BAT1 = -50 V, BAT2 = -34 V, $R_L = 600$ $R_{DC1} = R_{DC2} = 5.833$ k $R_{TMG} = 570$ $R_{DC1} = 35.4$ k $R_{DC2} = 6.83$ k $R_{DC2} = 6.83$ k $R_{DC3} = 6.83$



- 2. a. Overload level exists when THD = 1%.
 - b. Overload level exists when THD = 1.5%.
- 3. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. Tested with 0Ω source impedance. $2 M\Omega$ is specified for system design only.
- 6. Group delay can be greatly reduced by using a Z_T network such as that shown in Note 1 above. The network reduces the group delay to less than 2 μ s and increases 2WRL. The effect of group delay on linearrd performance also may be compensated for by synthesizing complex impedance with the DSLACTM or QSLACTM device.
- 7. Minimum current level is guaranteed not to cause a false Loop Detect. The SLIC must be functional in this condition.
- 8. Four-wire performance is 5–9 dB better than the specified two-wire values.
- 9. Open loop, Active state, Metering mode power dissipation may be reduced from a typical of 550 mW to a typical of 150 mW by connecting the DET pin to the OVH pin. This connection will force the SLIC into the nonmetering mode while on hook. With this connection, a metering signal sent after the SLIC goes on hook may be distorted on the 2W line because the SLIC is forced into the nonmetering mode. To eliminate this distortion, a delay can be added between the time the SLIC goes on hook and the time the SLIC switches to nonmetering mode by using an RC circuit for the DET pin to OVH pin connection.

Table 1. SLIC Decoding

			DET Output	t .
State	C3 C2 C1	2-Wire Status	$\mathbf{E}1=1$	$\mathbf{E1} = 0$
0	0 0 0	Standby, Reverse Polarity	Loop detector	GK
1	0 0 1	Reserved	X	X
2	0 1 0	Active, Reverse Polarity	Loop detector	GK
3	0 1 1	Tip Open	GK or loop detector	GK
4	1 0 0	Disconnect	Ring trip	Ring trip
5	1 0 1	Ringing	Ring trip	Ring trip
6	1 1 0	Active, Normal	Loop detector	GK
7	1 1 1	Standby, Normal	Loop detector	GK


Table 2. User-Programmable Components

$Z_{\rm T} = 253(Z_{\rm 2WIN} - 2R_{\rm F})$	$Z_T \mbox{ is connected between the VTX and RSN pins. The fuse resistors are R_F, and Z_{2WIN} is the desired two-wire AC input impedance. When computing Z_T, the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. The internal amplifier pole is: \frac{22 \mbox{ kHz} \bullet R_{LAC}}{600 \Omega \pm 10\%}$
$Z_{RX} = \frac{Z_{L}}{G_{42L}} \bullet \frac{500(Z_{T})}{Z_{T} + 253(Z_{L} + 2R_{F})}$	Z_{RX} is connected from VRX to RSN. Z_T is defined above, and G_{42L} is the desired receive gain. Z_L is the 2-wire load impedance.
$I_{L1MIT} = \frac{625(GFA)}{R_{DC1} + R_{DC2}}$ $C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} \bullet R_{DC2}}$	R_{DC1} , R_{DC2} , and C_{DC} form the network connected to the R_{DC} pin. R_{DC1} and R_{DC2} are approximately equal. I_{LIMIT} is the desired loop current in the constant-current region.
$GFA = 0.99 \bullet \frac{(RFA + 30.1 \text{ k}\Omega)}{(RFA + 32 \text{ k}\Omega)}$	
$RCL = 1.4 \bullet (R_{DC1} + R_{DC2}) \bullet \frac{(RFA + 60 \text{ k}\Omega)}{(RFA + 100 \text{ k}\Omega)}$	
$R_{\rm D} = \frac{365}{I_{\rm T}},$ $C_{\rm D} = \frac{0.5 \text{ ms}}{R_{\rm D}}$	R_D and C_D form the network connected from R_D to AGND/DGND and I_T is the threshold current between on hook and off hook in the Active state.
$C_{\text{CAS}} = \frac{1}{3.4 \cdot 10^5 \pi f_{\text{c}}}$	C_{CAS} is the regulator filter capacitor and f_c is the desired filter cutoff frequency.
$I_{S tandby} = \frac{\left V_{BAT1} \right - 3 V}{400 \Omega + R_{L}}$	Standby loop current (resistive region).
$C_{BSWEN} = 5 \mu mhos \bullet T_{D}(ms)$	$C_{\rm BSWEN}$ is connected from BSWEN to GND for automatic switching. $T_{\rm D}$ is the delay in switching from BAT1 to BAT2. The delay from BAT2 to BAT1 is about 0.1 $T_{\rm D}$.

Table 2. User-Programmable Components (continued)

$R_{\text{FEED}} = 2 \bullet R_{\text{FUSE}} + \left(\frac{R_{\text{DC1}} + R_{\text{DC2}}}{\text{GDC}}\right)$	The DC feed resistance can be adjusted with a resistance (RFA) from the RFA pin to ground.
$GDC = 47.9 \left(\frac{40 \text{ k}\Omega + RFA}{120 \text{ k}\Omega + RFA} \right)$	
Thermal Management Equations (Active, Normal, and Reverse	Polarity States)
$R_{TMG} \ge \frac{\left V_{BAT2}\right - 6 V}{I_{LOOPmax}} \qquad (OVH = 1)$	R_{TMG} is connected from TMG to VBAT2 and is used to limit power dissipation within the SLIC in Active states only.
$R_{TMG} \ge \frac{\left V_{BAT2}\right - 7.5 \text{ V}}{I_{LOOPmax}} \qquad (OVH = 0)$	
$P_{RTMG} = \frac{(V_{BAT2} - 6 V - (I_L \bullet R_L))^2 (R_{TMG})}{(R_{TMG} + 40)^2}$ (OVH = 1)	Power dissipated in the thermal management resistor, R_{TMG} , during the Active states.
$P_{RTMG} = \frac{(V_{BAT2} - 7.5 \text{ V} - (I_L \bullet R_L))^2 (R_{TMG})}{(R_{TMG} + 40)^2}$ (OVH = 0)	
$P_{SLIC} = (V_{BAT2} \bullet I_L) - P_{RTMG} - R_L \bullet (I_L)^2 + 0.22 W$	Power dissipated in the SLIC while in the Active states.

DC FEED CHARACTERISTICS



Notes:

Graph is for illustration only.


$$I. \quad \mathbf{V}_{\mathrm{AB}} \, = \, \mathbf{I}_{\mathrm{LIMIT}} \bullet \mathrm{RCL} - \mathbf{I}_{\mathrm{L}} \bullet \mathrm{RCL}$$

2.
$$V_{AB} = 52 \text{ V} - I_L \left(\frac{\text{RDC}}{\text{GDC}}\right)$$

$$V_{AB} = 0.8 |V_{BAT1}| + 2.2 - I_L (\frac{RDC}{5 \cdot GDC}), OVH = 1$$

3b.
$$V_{AB} = 0.8 |V_{BAT1}| - 1.0 - I_L \left(\frac{RDC}{5 \bullet GDC}\right)$$
, OVH = 0

a. Load Line (Typical)




Feed current programmed by R_{DC1} and R_{DC2}

b. Feed Programming


Figure 1. DC Feed Characteristics

TEST CIRCUITS



A. Two- to Four-Wire Insertion Loss

B. Four- to Two-Wire Insertion Loss




S2 Open, S1 Closed L-T Long. Bal. =
$$20 \log (V_{AB} / V_L)$$
 L-4 Long. Bal. = $20 \log (V_{TX} / V_L)$

S2 Closed, S1 Open
 4-L Long. Sig. Gen. = 20 log (V
$$_{L}$$
 / V $_{RX})$


C. Longitudinal Balance

TEST CIRCUITS (continued)




Return loss = $-20 \log (2 V_{M} / V_{S})$

D. Two-Wire Return Loss Test Circuit




TEST CIRCUITS (continued)





F. Le79489 Test Circuit

PHYSICAL DIMENSIONS

32-Pin PLCC







NOTES:

32-Pin PLCC				
JEDEC # N	/IS-016			
Symbol	Min	Nom	Max	
Α	0.125		0.140	
A1	0.075	0.090	0.095	
D	0.485	0.490	0.495	
D1	0.447	0.450	0.453	
D2		0.205 REF		
Е	0.585	0.590	0.595	
E1	0.547	0.550	0.553	
E2	0.255 REF			
θ	0 deg		10 deg	

1	Dimensioning and tolerancing conform to ASME Y14,5M-1994
---	--

To be measured at seating plan -C - contact point.

Dimensions "D1" and "E1" do not include mold protrusion. Allowable mold protrusion is 0.010 inch per side. Dimensions "D" and "E" include mold mismatch and determined at the parting line; that is "D1" and "E1" are measured at the extreme

material condition at the upper or lower parting line.

Exact shape of this feature is optional.

Details of pin 1 identifier are optional but must be located within the zone indicated.

Sum of DAM bar protrusions to be 0.007 max per lead.

Controlling dimension: Inch.

Reference document: JEDEC MS-016

32-Pin PLCC

Note:

Packages may have mold tooling markings on the surface. These markings have no impact on the form, fit or function of the device. Markings will vary with the mold tool used in manufacturing.

REVISION SUMMARY

Revision C to Revision D

• In the Electrical Characteristics table on page 8, some information was changed in the Test Conditions column in the Loop Detector section and the "Loop-detect threshold hysteresis" row was added to this section.

Revision D to Revision E

- The physical dimensions (PL032) were added to the Physical Dimensions section.
- Updated the Pin Description table to correct inconsistencies.

Revision E to Revision F

- Updated OPN (Ordering Part Number) throughout document.
- Absolute Maximum Ratings: Notes updated to standard.
- Operating Ranges: Temperature statement updated to standard.
- Updated "Sales Office Listing."
- · Updated physical dimension drawings.

Revision F1 to G1

- · Removed non-green OPNs from Ordering Information.
- · Removed all QFN package information throughout data sheet.
- In Electrical Characteristics, removed specifications for polarity grade options, 1 and 4 6

Revision G1 to G2

Added notes to Ordering Information on page 2.

Revision G2 to G3

- Enhanced format of package drawing in Physical Dimensions
- Added new headers/footers due to Zarlink purchase of Legerity on August 3, 2007



For more information about all Zarlink products visit our Web Site at:

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in an I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo are trademarks, and Legerity, the Legerity logo and combinations thereof are registered trademarks of Zarlink Semiconductor Inc. All other trademarks and registered trademarks are the property of their respective owners.

© 2007 Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE