

Le5711

Dual Subscriber Line Interface Circuit VE580 Series

A *Legerity* Voice Solution

APPLICATIONS

- Ideal for low cost, high performance linecard applications (CO, DLC)
- Meets requirements for countries such as: China, Korea, Japan, Taiwan, and Australia
- Fulfills the following China specifications: GF002-9002.1

FEATURES

- Dual-channel SLIC device with small footprint
- On-chip Thermal Management (TMG) feature in Normal and Reverse Polarity
- Control states: Active (Normal and Reverse Polarity), Standby, and Disconnect
- On-hook transmission
- Low standby power
- -39 to -58 V battery operation
- Two-wire impedance set by single external impedance
- Device level thermal shutdown
- Set on-chip constant-current feed
- Programmable ring-trip detect threshold
- Only +5 V and battery supply required

DESCRIPTION

The innovative Le5711 dual-channel SLIC device is designed for high-density POTS applications requiring a small footprint SLIC device with significant power savings. By combining the line interface of two channels into one SLIC device, the Le5711 device enables the design of a low cost, high performance, and fully programmable line interface for multiple country applications worldwide. The on-chip Thermal Management (TMG) feature allows for significantly reduced power dissipation on the device. The Le5711 device is offered in space-saving package types, 44-pin eTQFP and 32-pin PLCC. The small footprint of the SLIC device allows designers to save board space, increasing the density of lines on the board. The Le5711 device is also designed to significantly reduce the number of external components required for linecard design.

Zarlink offers a range of compatible codec/filters that perform the codec function in a line card. In particular the Legerity QLSLAC™ device, another member of the VE580 series, combined with the Le5711 device provides a programmable line circuit that can be configured for varying requirements.

RELATED LITERATURE


- 080753 Le58QL02/021/031 QLSLAC™ Data Sheet
- 080754 Le58QL061/063 QLSLAC™ Data Sheet
- 080748 Le5711 Evaluation Board User's Guide

ORDERING INFORMATION

Device	Package ¹	Packing ²
Le57D111DJC	32-pin PLCC (Green), 50 dB Reverse Polarity	Tube
Le57D111BTC	44-pin eTQFP (Green), 50 dB Reverse Polarity	Tray

1. The green package meets RoHS Directive 2002/95/EC of the European Council to minimize the environmental impact of electrical equipment.
2. For delivery using a tape and reel packing system, add a "T" suffix to the OPN (Ordering Part Number) when placing an order.

BLOCK DIAGRAM



NOTE: On August 3, 2007, Zarlink Semiconductor acquired the products and technology of Legerity Holdings.

Document ID# 081132 Date: Sep 18, 2007
Rev: D Version: 2
Distribution: Public Document

TABLE OF CONTENTS

Applications	1
Features	1
Ordering Information	1
Description	1
Related Literature	1
Block Diagram	1
Product Description	3
Block Descriptions	3
Two-Wire Interface	3
Signal Transmission	3
Power Feed Controller and Common Bias	3
Input Decoder and Control	3
Off-Hook Detector	3
Ring-Trip Detector	3
Connection Diagrams	4
Pin Descriptions	5
Electrical Characteristics	6
Absolute Maximum Ratings	6
Operating Ranges	6
Specifications	7
Transmission Performance	7
Crosstalk Between Channels	7
Longitudinal Capability	7
Insertion Loss	7
Line Characteristics	8
Power Supply Rejection Ratio at the Two-Wire Interface, Active Normal State	8
Power Dissipation	8
Supply Currents	8
RFI Rejection	8
Logic Inputs	8
Logic Output	9
Ring-Trip Detector Input	9
Loop Detector	9
SLIC Device Decoding	9
User-Programmable Components	10
DC Feed Characteristics	11
Test Circuits	12
Application Circuit	15
Line card Parts List	16
Physical Dimensions	17
32-Pin PLCC	17
Revision History	19
Revision A1 to B1	19
Revision B1 to C1	19
Revision C1 to D1	19
Revision D1 to D2	19

PRODUCT DESCRIPTION

The Le5711 device is designed for long loop high-density POTS applications requiring a low power, small footprint SLIC. The Le5711 device increases linecard density by integrating two SLIC devices into a single 32 pin package. This reduction in board space allows for higher density linecard, which allows for amortizing common hardware across more channels. The Le5711 device gives linecard designers a simple control interface that supports four states: Active, Reverse Polarity, Standby, and Disconnect (Ringing). The Le5711 device is low cost and high performance, providing key features required for POTS markets requiring only loop start. The device includes a thermal management resistor for reducing power dissipation.

BLOCK DESCRIPTIONS

Two-Wire Interface

The two-wire interfaces provide DC current and send voice signals to a telephone apparatus connected to the linecard with a two-wire line. The two-wire interface also receives the returning voice signals from the telephone transmitter.

Signal Transmission

The RSN input current controls the receive current sent to the two-wire interface. The AC line voltage is sensed by a differential amplifier between the A_i (TIP) and HP_i leads.* The output of this amplifier is equal to the AC metallic components of the line voltages and is output at VTX_i . The transmission circuit also contains a longitudinal feedback circuit to shunt longitudinal signals to a DC bias voltage. The longitudinal feedback does not affect metallic signals.

***Note:**

"i" denotes channel number

Power Feed Controller and Common Bias

The power feed controllers have three sections: (1) the battery feed circuit, (2) the reverse polarity circuit, and (3) the common bias circuit. The battery feed circuit regulates the amount of DC current and voltage supplied to the telephone over a wide range of loop resistance. The reverse polarity circuit provides the capability to reverse the loop current for pay telephone key pad disable and other applications. The bias circuit provides a filtered reference voltage, which is offset from the subscriber line voltage, and a signal which sets the current limit.

Input Decoder and Control

The input decoder and control block provides a means for a microprocessor or SLAC IC to control such system states as Active, Standby, Disconnect (Ringing), and Reverse Polarity. The input decoder and control block has TTL-compatible inputs, which set the operating states of the SLIC device. It also provides the supervision signal sent back to the controller.



Off-Hook Detector

The most important loop monitoring function is off-hook detection. Loop current is programmed for both channels by a single resistor. Loop detect threshold is typically 1/3 of the programmed Loop current in the Active and Reverse Polarity states.

Ring-Trip Detector

In the Disconnect state, the ring-trip detector is active. While the DB_i pin is more negative than the DAC pin, the \overline{DET} pin will be high to indicate on hook. When an off hook condition occurs, the DB_i pin becomes more positive than the DAC pin, and the \overline{DET} pin will go low to indicate off hook during ringing (ring-trip) has been detected. The system implements the Ringing state using external control of a ring relay in combination with the Disconnect SLIC state, which enables the ring-trip detector.

CONNECTION DIAGRAMS



Note:

1. Pin 1 is marked for orientation.
2. NC = No Connect
3. The exposed heat sink pad on the bottom of the eTQFP package is connected to the battery supply (VBAT pin). Do not connect to GND.

PIN DESCRIPTIONS

Pin Name	Type	Description
A ₁ (TIP)	Output	Output of A (TIP) power amplifier of channel 1.
A ₂ (TIP)	Output	Output of A (TIP) power amplifier of channel 2.
AGND/DGND	Ground	Analog and digital ground.
B ₁ (RING)	Output	Output of B (RING) power amplifier of channel 1.
B ₂ (RING)	Output	Output of B (RING) power amplifier of channel 2.
BGND ₁	Ground	Battery (power) ground of channel 1
BGND ₂	Ground	Battery (power) ground of channel 2.
C1 ₁	Input	State decoder inputs of channel 1.
C2 ₁	Input	
C1 ₂	Input	State decoder inputs of channel 2.
C2 ₂	Input	
CAS	Capacitor	Pin for capacitor to filter reference voltage when operating in anti-saturation region.
CDC ₁	Capacitor	DC feed filter capacitor of channel 1.
CDC ₂	Capacitor	DC feed filter capacitor of channel 2.
RSVD ₁	Input	Reserved. Connect to V _{CC} .
RSVD ₂	Input	Reserved. Connect to V _{CC} .
DAC	Input	Ring-trip negative of both channels. Negative input to ring-trip comparator.
DB ₁	Input	Ring-trip positive of channel 1. Positive input to ring-trip comparator.
DB ₂	Input	Ring-trip positive of channel 2. Positive input to ring-trip comparator.
$\overline{\text{DET}}_1$	Output	Switch-hook/Ring-trip detector output of channel 1. Logic low indicates that a detector is tripped.
$\overline{\text{DET}}_2$	Output	Switch-hook/Ring-trip detector output of channel 2. Logic low indicates that a detector is tripped.
HP ₁	Capacitor	Connect High-pass filter capacitor from HP ₁ to B ₁ (RING).
HP ₂	Capacitor	Connect High-pass filter capacitor from HP ₂ to B ₂ (RING).
IREF	Resistor	Connection for reference resistor that programs loop detector threshold and DC feed current of both channels.
NC	—	No Connect. This pin is not internally connected.
RSN ₁	Input	Receive Summing Node of channel 1. In the Active and Polarity Reversed states, the current (both AC and DC) between A ₁ (TIP) and B ₁ (RING) is equal to 500 times the current into this pin. The networks that program receive gain and two-wire impedance of channel 1 connect to this node.
RSN ₂	Input	Receive Summing Node of channel 2. In the Active and Polarity Reversed states, the current (both AC and DC) between A ₂ (TIP) and B ₂ (RING) is equal to 500 times the current into this pin. The networks that program receive gain and two-wire impedance of channel 2 connect to this node.
TMG ₁	Output	Thermal management of channel 1. External resistor connects from TMG ₁ to VBAT to offload power from the SLIC device.
TMG ₂	Output	Thermal management of channel 2. External resistor connects from TMG ₂ to VBAT to offload power from the SLIC device.
VBAT	Battery	Battery supply and connection to substrate.
VCC	Power	+5 V power supply.
VTX ₁	Output	Transmit audio signal of channel 1. This output is a scaled version of the A and B metallic voltage. VTX also sources the two-wire input impedance programming network.
VTX ₂	Output	Transmit audio signal of channel 2. This output is a scaled version of the A and B metallic voltage. VTX ₂ also sources the two-wire input impedance programming network.
Exposed Pad	Battery	The exposed thermal management pad must be in thermal contact with an exposed copper plate with an electrical potential of battery supply (VBAT pin).

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Stresses greater than those listed under *Absolute Maximum Ratings* can cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods can affect device reliability

Storage temperature	-55 to +150° C
V _{CC} with respect to AGND	-0.4 to +7.0 V
V _{BAT} with respect to AGND	+0.4 to -61V
BGND ₁ , BGND ₂ with respect to AGND	+3 to -3 V
A ₁ (TIP), A ₂ (TIP), B ₁ (RING), B ₂ (RING) with respect to BGND: Continuous 10 ms (F = 0.1 Hz) 1 μs (F = 0.1 Hz) 250 ns (F = 0.1 Hz)	V _{BAT} to + 1 V -70 to +5 V -80 to +8 V -90 to +12 V
Current from A ₁ (TIP), A ₂ (TIP), B ₁ (RING), B ₂ (RING)	±150 mA
DB ₁ , DB ₂ , and DAC inputs: Voltage on ring-trip inputs Current into ring-trip inputs	V _{BAT} to 0 V ±10 mA
C ₁ , C ₂ , C ₁ ₂ , C ₂ ₂ Input Voltage	-0.4 to V _{CC} + 0.4 V
Maximum power dissipation, continuous: T _A = 70° C, No heat sink In 32-pin PLCC package In 44-pin eTQFP	1.7 W (see note 1)
Thermal Data (Junction to Ambient): In 32-pin PLCC package In 44-pin eTQFP package	θ _{JA} 43°C/W typ (see note 2)
Thermal Data (Junction to Case): In 32-pin PLCC package In 44-pin eTQFP package	θ _{JC} 16°C/W typ (see note 2)
ESD Immunity (Human Body Model)	JESD22 Class 1C compliant

Notes:

1. Thermal limiting circuitry on the chip will shut down the circuit at a junction temperature of about 165°C. Continuous operation above 145°C junction temperature may degrade device reliability.
2. The thermal performance of a thermally enhanced package is assured through optimized printed circuit board layout. Refer to the Thermal Management for the Le5711 and Le5712 Dual SLIC Devices Application Note for details.

Package Assembly

The green package devices are assembled with enhanced, environmental compatible lead-free, halogen-free, and antimony-free materials. The leads possess a matte-tin plating which is compatible with conventional board assembly processes or newer lead-free board assembly processes. The peak soldering temperature should not exceed 245°C during printed circuit board assembly.

Refer to IPC/JEDEC J-Std-020B Table 5-2 for the recommended solder reflow temperature profile.

Operating Ranges

Legerity guarantees the performance of this device over commercial (0 to 70° C) and industrial (-40 to 85°C) temperature ranges by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore GR-357-CORE Component Reliability Assurance Requirements for Telecommunications Equipment.

Ambient Temperature	-40° to 85°C
V _{CC}	4.75 to 5.25 V
V _{BAT}	-39 to -58 V
DB1, DB2, and DAC	V _{BAT} to -2 V
AGND	0 V
BGND1, BGND2 with respect to AGND	-100 to + 100 mV
Load resistance on VTX to ground	20 kΩ minimum

Note:

The operating ranges define those limits between which the device operates and is guaranteed under the noted test conditions.

SPECIFICATIONS**Transmission Performance**

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
2-wire return loss	200 Hz to 3.4 kHz (See Figure 5)	26			dB	3, 5
Analog output (VTX) impedance			3	20	Ω	3
Analog (VTX) output offset voltage		-50		+50	mV	
Overload level, 2-wire	Active or Reverse Polarity state	2.5			V _{pk}	2a
Overload level	On hook	1.1				2b
THD (Total Harmonic Distortion)	0 dBm		-64	-50	dB	4
	+7 dBm		-55	-40		
THD, On hook	0dBm			-36		

Crosstalk Between Channels

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
Crosstalk coupling loss	F = 200 Hz to 3.4 kHz		80		dB	3

Longitudinal Capability

(See [Figure 4, on page 13.](#))

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
Longitudinal to metallic L-T, L-4 balance	200 Hz to 3.4 kHz, 0° C to +70° C	50			dB	3
Longitudinal signal generation 4-L	200 Hz to 3.4 kHz	40				
Longitudinal current per pin (A or B)	Active state (off hook)	8.5	20		mArms	6
Longitudinal impedance at A or B	0 to 100 Hz		25		Ω/pin	
Idle Channel Noise	C-Message, R _L = 600 Ω		7	12	dBrnC	3
	Psophometric, 600 Ω		-83	-78	dBmp	

Insertion Loss

(See [Figure 2](#) and [Figure 3, on page 12.](#))

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
Gain accuracy, 4-to-2-wire	0 dBm, 1 kHz	-0.20	0	+0.20	dB	3
Gain accuracy, 2-to-4-wire and 4-to-4-wire	0 dBm, 1 kHz	-9.74	-9.54	-9.34		
Gain accuracy, 4-to-2-wire	On hook	-0.35		+0.35		
Gain accuracy over frequency	300 to 3.4 kHz relative to 1 kHz	-0.15		+0.15		
Gain tracking	+3 dBm to -55 dBm relative to 0 dBm	-0.15		+0.15		
Gain tracking, On hook	0 dBm to -37 dBm +3 dBm to 0 dBm	-0.15 -0.35		+0.15 +0.35		

Line Characteristics

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
I_L , Short Loops, Active state		26.4	30	33.6	mA	
I_L , Long Loops, Active state	$R_{LDC} = 1930 \Omega$, $BAT = -42.75 V$, $T_A = 25^\circ C$	18	19			
I_L , Accuracy, Standby state	$I_L = \left(\frac{ V_{BAT} - 3V}{R_L + 3.2 k} \right)$, $T_A = 25^\circ C$	$0.7I_L$	I_L	$1.3I_L$		
I_L , Loop current, Disconnect state	$R_L = 0$			100	μA	
VAB, Open Circuit voltage	$V_{BAT} = -48 V$	+38.3	+40.3		V	

Power Supply Rejection Ratio at the Two-Wire Interface, Active Normal State

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
V_{CC}	50 Hz to 3.4 kHz $V_{RIPPLE} = 100 mV_{RMS}$	30	40		dB	4
V_{BAT}	50 Hz to 3.4 kHz $V_{RIPPLE} = 500 mV_{PP}$	28	50			

Power Dissipation

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
On hook, both channels, Standby state			40	100	mW	
On hook, both channels, Active state			380	540		
Off hook, both channels, Active state	$R_L = 300 \Omega$, $R_{TMG} = 1600 \Omega$		1400	1700		
One channel, Active state One channel, Standby state	$R_L = 300 \Omega$, $R_{TMG} = 1600 \Omega$		720	1050		

Supply Currents

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
I_{CC} On-hook V_{CC} supply current	Both channels, Standby state		2.5	4.0	mA	
	Both channels, Active state, $BAT = -48 V$		9.0	12.0		
I_{BAT} On-hook V_{BAT} supply current	Both channels, Standby state		0.5	1.5		
	Both channels, Active state, $BAT = -48 V$		6.5	8.5		

RFI Rejection

(See [Figure 6, on page 13.](#))

Description	Test Conditions	Min	Typ	Max	Unit	Note
VTX1 or VTX2	$f = .01$ to 100 MHz HF gen output = 1.5 Vrms $C_{AXi} = C_{BXi} = 33 nF$ $C_{AXi} = C_{BXi} = 2.2 nF$			1 3	mVrms	3

Logic Inputs

(Applies to C1₁, C1₂, C2₁, and C2₂.)

Description	Test Conditions	Min	Typ	Max	Unit	Note
V_{IH} , Input High voltage		2.0			V	
V_{IL} , Input Low voltage				0.8		
I_{IH} , Input High current		-75		40	μA	
I_{IL} , Input Low current		-400				

Logic Output

(Applies to $\overline{\text{DET1}}$ and $\overline{\text{DET2}}$.)

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
V_{OL} , Output Low voltage	$I_{OUT} = 0.3 \text{ mA}$			0.40	V	
V_{OH} , Output High voltage	$I_{OUT} = -0.1 \text{ mA}$	2.4				

Ring-Trip Detector Input

(Applies to DAC, DB1, and DB2.)

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
Bias Current		-500	-50		nA	
Common Mode Range		$V_{BAT} + 1$		-2	V	

Loop Detector

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
Off-hook threshold	Active	9		11	mA	
On-hook threshold	Active	8.5		10.5		
Off-hook threshold	Standby	4		6		
On-hook threshold	Standby	3.8		5.8		
Hysteresis		0		2		

Notes:

- Unless otherwise noted, the test conditions are set up by the Le5711 device test circuit as illustrated in [Figure 7, on page 14](#).
- Overload level is defined as $THD = 1\%$.
 - Overload level is defined when $THD = 1.5\%$.
- Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- Group delay can be greatly reduced by using a Z_T network such as that shown in [Figure 5](#). The network reduces the group delay to less than $2 \mu\text{s}$ and increases $2WRL$. The effect of group delay on linecard performance also may be compensated by synthesizing complex impedance with the QLSLAC™ device.
- Minimum current level guaranteed not to cause a false loop detect.

SLIC Device Decoding

(For i , Channel = 1 or 2)

State	$C2_i$	$C1_i$	Two-Wire Status	$\overline{\text{DET}}_x$ output
0	0	0	Disconnect	Ring-Trip Detector
1	0	1	Active	Loop Detector
2	1	1	Polarity Reversed (Le57D111 devices only)	Loop Detector
3	1	0	Standby	Loop Detector

User-Programmable Components


Equation	Description
$Z_{Ti} = 166.7(Z_{2WIN} - 2R_F)$	Z_{Ti}^* is connected between the VTX and RSN pins. The fuse resistors are R_F , and Z_{2WIN} is the desired 2-wire AC input impedance. When computing Z_{Ti} , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{RXi} = \frac{Z_L}{G_{42L}} \cdot \frac{500Z_T}{Z_T + 166.7(Z_L + 2R_F)}$	Z_{RXi}^* is connected from VRX to RSN. Z_{Ti} is defined above, and G_{42L} is the desired receive gain.
$R_{REF} = \frac{450}{I_{LOOP}}$ $C_{DC} = 1.5 \mu F$	I_{LOOP} is the desired loop current in the constant-current region. Loop detect threshold is typically 1/3 of programmed Loop current.
$C_{CAS} = \frac{1}{170 \text{ k}\Omega \cdot 2\pi \cdot f_c}$	C_{CAS} is the regulator filter capacitor and f_c is the desired filter cut-off frequency.
$I_{STANDBY} = \frac{ V_{BAT} - 3 \text{ V}}{3200 \Omega + R_L}$	Standby loop current (resistive region).
Thermal Management Equations (Active, and Reverse Polarity states for one channel)	
$R_{TMG} \geq \frac{ V_{BATMAX} - 6 \text{ V} - I_{LMIN}(2R_F + R_{LMIN})}{I_{LMIN}} - 40 \Omega$	R_{TMG} is connected from TMG to VBAT and limits power within the SLIC device in Active and Off-Hook states.
$P_{RTMG} = \frac{(V_{BAT} - 6 \text{ V} - [I_L \cdot (R_L + 2R_F)])^2}{(R_{TMG} + 40 \Omega)^2} \cdot R_{TMG}$	Power dissipated in the TMG resistor, R_{TMG} , during Active and Off-Hook states.
$P_{SLIC} = V_{BAT} \cdot I_L - P_{RTMG} - R_L(I_L)^2 + 0.12 \text{ W}$	Power dissipated per channel in the SLIC device while in Active state.

Note:

* "i" denotes channel number

DC Feed Characteristics

Load Line (Typical)



$$\text{Switch-hook Threshold: } I_{\text{SWTH}} = \frac{150}{R_{\text{REF}}} \quad R_{\text{REF}} = 15 \text{ k}$$

Regions:

1. Constant current region:

$$V_{\text{AB1}} = I_{\text{L}} R_{\text{L}}' = \frac{(450)}{R_{\text{REF}}} R_{\text{L}}', \text{ where } R_{\text{L}}' = R_{\text{L}} + 2R_{\text{F}}$$

2a. Battery-independent anti-sat (Off-hook):

$$V_{\text{AB2a}} = 43.6 \text{ V} - I_{\text{L}} 303 \Omega$$

2b. Battery-independent anti-sat (On-hook):

$$V_{\text{AB2b}} = V_{\text{AB2a}} - 3.5 \text{ V}$$


3a. Battery tracking anti-sat (Off-hook):

$$V_{\text{AB3a}} = |V_{\text{BAT}}| - 1.8 \text{ V} - I_{\text{L}} 111 \Omega$$

3b. Battery tracking anti-sat (On-hook):

$$V_{\text{AB3b}} = V_{\text{AB3a}} - 0.33 \cdot |V_{\text{BAT}}| + 10.8$$

Figure 1. Feed Programming



Test Circuits

Figure 2. Two-to-Four Wire Insertion Loss




Figure 3. Four-to-Two Wire Insertion Loss and Balance Return Signals




Figure 4. Longitudinal Balance




Figure 5. Two-Wire Return Loss Test Circuit




Figure 6. RFI Test Circuit







Figure 7. Le5711 Test Circuit



$R_L, R_{LAC} = 600 \Omega$
 $I_{LOOP} = 30 \text{ mA}$
 $BAT = -52 \text{ V}$

APPLICATION CIRCUIT



$R_{LAC} = 600 \Omega$
 $I_{LOOP} = 30 \text{ mA}$
 $BAT = -52 \text{ V}$

ANALOG GROUND
 BATTERY GROUND
 DIGITAL GROUND

LINE CARD PARTS LIST

The following list defines the parts and part values required to meet target specification limits for channel i of the line card ($i = 1,2$).



Item	Quantity	Type	Value	Tol.	Rating	Comments	Note
C _{AX1} , C _{BX1} , C _{AX2} , C _{BX2}	4	Capacitor (X7R)	22 nF	20%	100 V		
C _{HP1} , C _{HP2} , C _P	3	Capacitor (X7R)	100 nF	20%	100 V		
C _{TH}		Capacitor (X7R)	100 nF	20%	50 V		1
C _{RT1} , C _{RT2}	2	Capacitor (X7R)	47 nF	20%	50 V		
C _{DC1} , C _{DC2}	2	Capacitor (X7R)	1.5 μ F	20%	5 V		
C _{TX1} , C _{TX2}	2	Capacitor (X7R)	0.01 μ F	20%	5 V		
C _{RSN1} , C _{RSN2}	2	Capacitor (X7R)	0.1 μ F	20%	5 V		
R _{F1A} , R _{F1B} , R _{F2A} , R _{F2B}	2	PTC or Fusible	50 Ω				
R _{REF}	1	SMT	15 k Ω	1%	1/10 W		
R _{T1} , R _{T2}	2	SMT	83.3 k Ω	1%	1/10 W		
R _{RX1} , R _{RX2}	2	SMT	124 k Ω	1%	1/10 W		
R _{HP1} , R _{HP2}	2	SMT	15 k Ω	1%	1/10 W		
D _{VBH}	1	MURS 120 (D0-41) DIODE					
R _{R1} , R _{R2}	2	SMT	400 Ω	5 Ω	1 W		
U2	1	TISP6NTP2A					
R _{SR2} , R _{SR4}	2	SMT	2 M Ω	1%	1/10 W		
R _{SR1} , R _{SR3}	2	SMT	1.82 M Ω	1%	1/10 W		
U1	1	Le5711 device					
R _{TMG1} , R _{TMG2}	2	SMT	1.8 k Ω	5%	1 W		2
C _{CAS}	1	Capacitor (X7R)	330 nF	20%	100 V		
R _{TH1}	*	SMT	1 M Ω	1%	1/10 W		
R _{TH2}	*	SMT	909 k Ω	1%	1/10 W		
R _{DAC}	*	SMT	20 M Ω	5%	1/10 W		
Q ₁	*	NPN	BC639		50 V		

Note:

- * Shared between four DualSLIC device packages
- Refer to the Thermal Management for the Le5711 and Le5712 Dual Devices Application Note for particular conditions.

PHYSICAL DIMENSIONS

32-Pin PLCC



NOTES:

32-Pin PLCC			
JEDEC # MS-016			
Symbol	Min	Nom	Max
A	0.125	--	0.140
A1	0.075	0.090	0.095
D	0.485	0.490	0.495
D1	0.447	0.450	0.453
D2	0.205 REF		
E	0.585	0.590	0.595
E1	0.547	0.550	0.553
E2	0.255 REF		
θ	0 deg	--	10 deg


- 1 Dimensioning and tolerancing conform to ASME Y14,5M-1994.
- 2 To be measured at seating plan [-C-] contact point.
- 3 Dimensions "D1" and "E1" do not include mold protrusion. Allowable mold protrusion is 0.010 inch per side. Dimensions "D" and "E" include mold mismatch and determined at the parting line; that is "D1" and "E1" are measured at the extreme material condition at the upper or lower parting line.
- 4 Exact shape of this feature is optional.
- 5 Details of pin 1 identifier are optional but must be located within the zone indicated.
- 6 Sum of DAM bar protrusions to be 0.007 max per lead.
- 7 Controlling dimension : Inch.
- 8 Reference document : JEDEC MS-016

32-Pin PLCC

Note:

Packages may have mold tooling markings on the surface. These markings have no impact on the form, fit or function of the device. Markings will vary with the mold tool used in manufacturing.

44-Pin eTQFP



Symbol	Min	Nom	Max	Symbol	Min	Nom	Max
A	-	-	1.20	c	0.09	-	0.20
A1	0.05	-	0.15	L	0.45	0.60	0.75
A2	0.95	1.00	1.05	L1	1.00 REF		
D	12 BSC			S	0.20	-	-
D1	10 BSC			b	0.17	0.20	0.27
E	12 BSC			e	0.80 BSC		
E1	10 BSC			D2	8.00		
R2	0.08	-	0.20	E2	8.00		
R1	0.08	-	-	aaa	0.20		
θ	0 deg	3.5 deg	7 deg	bbb	0.20		
θ 1	0 deg	-	-	ccc	0.10		
θ 2	11 deg	12 deg	13 deg	ddd	0.20		
θ 3	11 deg	12 deg	13 deg	N	44		

- Notes:
- Controlling dimension in millimeter unless otherwise specified.
 - Dimensions "D1" and "E1" do not include mold protrusion. Allowable protrusion is 0.25mm per side.
"D1" and "E1" are maximum plastic body size dimensions including mold mismatch.
 - Dimension "b" does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08mm.
 - Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07mm for 0.4mm and 0.5mm pitch packages.
 - Square dotted line is E-Pad outline.
 - "N" is the total number of terminals.

44-Pin eTQFP

Note:

Packages may have mold tooling markings on the surface. These markings have no impact on the form, fit or function of the device. Markings will vary with the mold tool used in manufacturing.

REVISION HISTORY

Revision A1 to B1

- Added green package OPNs to [Ordering Information, on page 1](#)
- Added [Package Assembly, on page 6](#)

Revision B1 to C1

- Removed non-green OPNs from [Ordering Information, on page 1](#).
- Removed Le57D113JC and Le57D113DJC from [Ordering Information, on page 1](#).

Revision C1 to D1

- Removed Le57D113BTC from [Ordering Information, on page 1](#).

Revision D1 to D2

- Added new headers/footers due to Zarlink purchase of Legerity on August 3, 2007



**For more information about all Zarlink products
visit our Web Site at:**

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in an I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo are trademarks, and Legerity, the Legerity logo and combinations thereof are registered trademarks of Zarlink Semiconductor Inc. All other trademarks and registered trademarks are the property of their respective owners.

© 2007 Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE