



#### FEDL228XXDIGEST-03

Issue Date: March. 24, 2009

# ML2282X-XXX/ML2286X-XXX

Speech Synthesis LSI with Built-in P2ROM Including 2-Channel Mixing Function

#### **GENERAL DESCRIPTION**

ML2282X(ML22825/ML22824/ML22823-XXX) and ML2286X (ML22865/ML22864/ML22783-XXX) are voice synthesis LSIs with built-in P2ROM that stores speech data.

These LSIs include edit ROM, ADPCM2 decoder, 16-bit DA converter, low pass filter and monaural speaker amplifier. Also, ML2282X supports the synchronous serial interface and ML22865/ML22864/ML22863 supports the I2C interface.

By integrating all the functions required for voice output into a single chip, these LSIs can be more easily incorporated in compact portable devices.

• Built-in memory capacity and maximum vocal reproduction time:

(at the case of 4-bit ADPCM2 algorithm)

Product name	DOM consoity	Maximum vocal reproduction time (sec)				
Product name	ROM capacity	$F_S = 4.0 \text{ kHz}$	$F_S = 8.0 \text{ kHz}$	$F_S = 16 \text{ kHz}$		
ML22825-XXX/ML22865	16 Mbits	1,044	522	261		
ML22824-XXX/ML22864	8 Mbits	520	260	130		
ML22823-XXX/ML22863	4 Mbits	258	129	64		

• Voice synthesis method: 4-bit ADPCM2

8-bit Nonlinear PCM 8-bit PCM, 16-bit PCM

Can be specified for each phrase.

• Sampling frequency(Fs): 4.0 / 5.3 / 6.4 / 8.0 / 10.6 / 12.0 / 12.8 / 16.0 / 21.3 / 24.0 / 25.6 / 32.0 /

48.0 kHz

f<sub>s</sub> can be specified for each phrase.

• Built-in low-pass filter and 16-bit DA converter

• Speaker driving amplifier:  $0.7 \text{ W} \text{ (when } 8\Omega \text{ , } DV_{DD}=5 \text{ V}, \text{ Ta}=25^{\circ}\text{C})$ 

2ch analog input (internal: 1ch; external: 1ch)

• CPU command interface: 3-wired serial clock-synchronized (ML2282X)

I2C interface (ML2286X)

• Maximum number of phrases: 4,096 phrases from 000h to 3FFh (1024 phrases/bank)

• Memory bank switching: Enabled between bank 1 and bank 4 using the SEL0 and SEL1 pins

• Volume control: 32 levels (OFF is included) can be set by CVOL command.

50 levels (OFF is included) can be set by AVOL command

• Repeat function: LOOP commands

• 2-channel mixing function: Available except case using 32kHz as sampling frequencys

• Source oscillation frequency: 4.096 MHz

• Power supply voltage: 2.7 to 3.6 V / 4.5 to 5.5 V

• Operating temperature range: -40 to +85°C

• Package: 30-pin plastic SSOP (SSOP30-P-56-0.65-K-MC)

• Product name: ML22825-xxxMB, ML22824-xxxMB, ML22823-xxxMB


ML22865-xxxMB, ML22864-xxxMB, ML22863-xxxMB

(xxx: ROM code No.)

The following table shows the differences among the other speech synthesis LSIs.


Parameter	ML2216	ML22800 series	ML22825/ML22824/ ML22823-XXX	ML22865/ML22864/ ML22863-XXX
CPU interface	Serial	← ←		12C
Playback method	4-bit ADPCM2 8-bit nonlinear PCM 8-bit straight PCM 16-bit straight PCM			<b>←</b>
Maximum number of phrases	256	1,024 (256/bank)	4,096 (1,024/bank)	<b>←</b>
Sampling frequency (kHz)	4.0/5.3/6.4/ 8.0/10.6/12.8 16.0	<b>←</b>	4.0/5.3/6.4/8.0/ 10.6/12.0/12.8/ 16.0/21.3/24.0/ 25.6/32.0/48.0	<b>←</b>
Clock frequency	4.096MHz (with a built-in crystal oscillator circuit)			<b>←</b>
DA converter	12 bits	12 bits	16 bits	←
Low-pass filter	3rd order comb filter	3rd order comb filter	FIR interpolation filter	←
Speaker driving amplifier	Built-in 0.3W $(8\Omega, DV_{DD} = 5 V)$	No	Built-in 0.7W $(8\Omega, DV_{DD} = 5 V)$	<b>←</b>
Edit ROM function	Yes	←	←	←
Simultaneous sound production function (mixing function)	No	No ←		<b>←</b>
Volume control	16 levels	<b>←</b>	32 levels	<b>←</b>
Silence insertion	Yes 20 ms to 1024 ms (4 ms/step)	<b>←</b>	<b>←</b>	<b>←</b>
Repeat function	Yes	←	←	←
Interval at which a seam is silent during continuous playback (Note)	No	<b>←</b>	<b>←</b>	<b>←</b>
Memory bank switching	No	Yes	<b>←</b>	<del>-</del>
Power supply voltage	2.7 V to 5.5 V	2.7 V to 3.6 V	2.7 to 3.6V 4.5 to 5.5 V	2.7 to 3.6V 4.5 to 5.5 V
Package	44-pin QFP	30-pin SSOP	<b>←</b>	←

<sup>\*1:</sup> Continuous playback as shown below is possible.




#### **BLOCK DIAGRAMS**

## (ML22825/ML22824/ML22823-XXX : Synchronous serial interface)




#### (ML22865/ML22864/ML22863-XXX : I2C interface)



## PIN CONFIGURATIONS (TOP VIEW)


(ML22825/ML22824/ML22823-XXXMB : Synchronous serial interface)



NC: No Connection

30-Pin Plastic SSOP

### (ML22865/ML22864/ML22863-XXXMB: I2C interface)



NC: No Connection

30-Pin Plastic SSOP

# PIN DESCRIPTION (COMMON TO ALL PRODUCTS)

Pin	Symbol	I/O	Initial value (*1)	Description
1	AIN	ı	0	Input pin for speaker amplifier.
2	TESTI0	-	0	Input pin for testing.  Fix this pin to "L" level (DGND level). This pin has a pull-down resistor built in.
3	RESETB	I	0 (*2)	Input pin for reset.  At the "L" level, the LSI enters initial state. During reset, the entire circuitry stops and enters power down state. Input "L" level when power is supplied. After the power supply voltage is stable, drive this pin to "H" level. Then the entire circuitry can be powered up.  This pin has a pull-up resistor built in.
4	TESTO	0	Hi-Z	Output pins for testing. Leave these pins open.
6, 7	SEL0 SEL1	Ι	0	Memory bank switching pins. Fix these pins to "L" level when the memory bank function is not used.
8, 14, 19, 26	DGND	ı	ı	Digital ground pin. Also serves as a ground pin for the internal memory.
13	CBUSYB	0	1	Output pin for command processing status.  This pin outputs "L" level during command processing. Any command should be entered when this pin is "H" level.
15	XT	I	0	Connect to the crystal or ceramic resonator. A feedback resistor around 1 M $\Omega$ is built in between this pin and the XTB pin. Use this pin if need to use an external clock. If the resonator is used, connect it as close to this pin as possible.
16	XTB	0	1	Connect to the crystal or ceramic resonator.  When to use an external clock, leave this pin open.  If the resonator is used, connect it as close to this pin as possible.
17, 22	DV <sub>DD</sub>	1	_	Power supply pins for logic circuitry. Connect a capacitor of $0.1\mu F$ or more between these pins and DGND pins.
18, 20	N.C			Non connected pins. Leave these pins open.
21	$V_{DDL}$	_	0	Regulator output pin for internal logic circuitry.  Connect a capacitor recommended between this pin and DGND pin.
23	$V_{DDR}$		0	Regulator output pin for Built-in ROM. Connect a capacitor recommended between this pin and DGND pin.
24	TESTI1	1	0	Test pin. Fix this pin to a DGND level.
25	SG	1	0	Reference voltage output pin for the speaker amplifier built-in.  Connect a capacitor recommended between this pin and DGND pin.
27	SPV <sub>DD</sub>	_	_	Power supply pin for the speaker amplifier. Connect a bypass capacitor of 0.1µF or more between this pin and SPGND pin.
28	SPGND		_	Ground pin for the speaker amplifier.
29	SPP	0	0	Positive(+) output pin of the speaker amplifier built-in. Serves as the LINE output (*3), if built-in speaker amplifier is not used.
30	SPM	0	Hi-Z	Negative(-) output pin of the speaker amplifier built-in.

<sup>\*1:</sup> Indicates the initial value during reset input or power down.

<sup>\*2: &</sup>quot;H" during power down.

<sup>\*3:</sup> Outputs a voice signal before amplified by the speaker amplifier built-in.

# PIN DESCRIPTION (FOR ML2282X SYNCHRONOUS SERIAL INTERFACE)

Pin	Symbol	I/O	Initial value (*1)	Description
5	DIPH	ı	0	Set pin of the SCK clock edge. When this pin is "L" level, rising edge is available for input(SI) and falling edge is available for output(SO). When this pin is "H" level, falling edge is available for input(SI) and rising edge is available for output(SO).
9	CSB	I	1	Chip select pin. At the "L" level, data input/output is available.
10	SCK	ı	0	Synchronous clock input pin for serial interface.
11	SI	I	0	Input pin of synchronous serial data.  When the DIPH pin is "L" level, data is shifted in at the rising edges of the SCK clock pulses.  When the DIPH pin is "H" level, data is shifted in at the falling edges of the SCK clock pulses.
12	SO	0	Hi-Z	Output pin of synchronous serial data.  When the DIPH pin is "L" level, data is output at the falling edges of the SCK clock pulses.  When the DIPH pin is "H" level, data is output at the rising edges of the SCK clock pulses.  When the CSB pin is "H" level, this pin is Hi-Z state.

<sup>\*1:</sup> Indicate the initial value during reset or power down.

# PIN DESCRIPTION (FOR ML2286X I2C INTERFACE)

Pin	Symbol	I/O	Initial value (*1)	Description
5, 9, 12	SAD0 SAD1 SAD2	I	0	Set pin of the slave address.
10	SCL	I	0	Clock input pin for I2C serial interface. This pin should be connected to pull-up resistor.
11	SDA	Ю	0	Input/output pin for I2C serial data. Use for setting the mode of write/read and writing address, writing data or reading data. This pin should be connected to pull-up resistor. (N-ch MOS) open drain, when output mode. High impedance(Hi-Z), when input mode.

<sup>\*1:</sup> Indicate the initial value during reset or power down.

# ABSOLUTE MAXIMUM RATINGS

 $(DGND = SPGND = 0 V, Ta = 25^{\circ}C)$ 

			,	- , ,
Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	$DV_{DD}, \\ SPV_{DD}$	_	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub>		-0.3 to DV <sub>DD</sub> +0.3	V
Power dissipation	P <sub>D</sub>	_	938	mW
		Applies to all pins except SPM, SPP, $V_{DDL}$ , and $V_{DDR}$ .	10	mA
Output short-circuit current	los	Applies to SPM and SPP pins.	300	mA
		Applies to $V_{DDL}$ and $V_{DDR}$ pins.	50	mA
Storage temperature	T <sub>STG</sub>	_	-55 to +150	°C

## RECOMMENDED OPERATING CONDITIONS

(DGND = SPGND = 0 V)

Parameter	Symbol	Condition		Range	Unit	
Power supply voltage	$DV_DD, \ SPV_DD$		2.7 to 3.6 4.5 to 5.5			V
Operating temperature	T <sub>OP</sub>		-	-40 to +8	5	°C
Master clock frequency	fosc		Min. 3.5	Typ. 4.096	Max. 4.5	MHz
External capacitors for crystal oscillator	Cd, Cg	-	15	30	45	pF

#### **ELECTRICAL CHARACTERISTICS**

## DC Characteristics (for the 3V applications)

 $DV_{DD}$  =  $SPV_{DD}$  = 2.7 to 3.6 V, DGND = AGND = 0 V, Ta = -40 to  $+85^{\circ}C$ Parameter Symbol Condition Min. Тур. Max. Unit "H" input voltage  $V_{IH}$  $0.86 \times DV_{DD}$  $\mathsf{DV}_\mathsf{DD}$ ٧  $V_{\text{IL}}$ ٧ "L" input voltage 0  $0.14 \times DV_{DD}$ "H" output voltage 1  $I_{OH} = -1 \text{ mA}$  $DV_{DD}\!\!-\!\!0.4$ ٧  $V_{OH1}$ ٧ "H" output voltage 2 (\*1)  $V_{OH2}$  $I_{OH} = -50 \mu A$  $DV_{DD}\!\!-\!\!0.4$ "L" output voltage 1  $V_{OL1}$  $I_{OL} = 2 \text{ mA}$ 0.4 ٧ "L" output voltage 2 (\*1)  $V_{OL2}$  $I_{OL} = 50 \mu A$ 0.4 ٧ "L" output voltage 3 (\*2)  $I_{OL} = 3 \text{ mA}$ 0.4 ٧  $V_{OL3}$ "H" input current 1 10  $V_{IH} = DV_{DD}$ μΑ  $I_{IH1}$ "H" input current 2 (\*3)  $I_{1H2}$  $V_{IH} = DV_{DD}$ 0.3 2.0 15 μΑ "H" input current 3 (\*4)  $I_{\text{IH3}}$  $V_{IH} = DV_{DD}$ 2 30 200 μΑ "L" input current 1  $V_{IL} = GND$ -10  $I_{IL1}$ μΑ "L" input current 2 (\*3)  $I_{\text{IL2}}$  $V_{\text{IL}} = GND$ -15 -2.0 -0.3μΑ "L" input current 3 (\*5)  $V_{IL} = GND$ -200  $I_{IL3}$ -30 -2 μΑ "H" output leak current 3  $V_{OH} = DV_{DD}$ 10  $I_{\text{ILOH}}$ μΑ "L" output leak current 3  $V_{OL} = GND$ -10 μΑ  $I_{ILOL}$ Supply current during  $f_{OSC} = 4.096 \text{ MHz}$  $I_{DD}$ 20 mΑ playback No output load Power-down supply  $Ta = -40 \text{ to } +40^{\circ}C$ 1 10 μΑ  $I_{DDS}$ current  $Ta = -40 \text{ to } +85^{\circ}C$ 1 20 μΑ

<sup>\*1:</sup> Applies to the XTB pin.

<sup>\*2:</sup> Applies to the SCL, SDA pin.

<sup>\*3:</sup> Applies to the XT pin.

<sup>\*4:</sup> Applies to the TESTI0 pin.

<sup>\*5:</sup> Applies to the RESETB pin.

<sup>\*6:</sup> Applies to the TESTO pin.

#### DC Characteristics (for the 5V applications)

 $DV_{DD} = SPV_{DD} = 4.5$  to 5.5 V, DGND = SPGND = 0 V, Ta = -40 to +85°C Symbol Parameter Condition Min. Тур. Max. Unit "H" input voltage  $0.8 \times DV_{DD}$  $\mathsf{DV}_\mathsf{DD}$ V  $V_{IH}$ "L" input voltage  $V_{\mathsf{IL}}$  $0.2{\times}DV_{DD}$ ٧ 0 \_\_ V<sub>OH1</sub> ٧ "H" output voltage 1  $I_{OH} = -1 \text{ mA}$  $DV_{DD}-0.4$ "H" output voltage 2 (\*1)  $I_{OH} = -50 \mu A$  $DV_{DD}$ -0.4 ٧  $V_{OH2}$ "L" output voltage 1 ٧  $I_{OL} = 2 \text{ mA}$ 0.4  $V_{OL1}$ \_\_ "L" output voltage 2 (\*1)  $V_{OL2}$  $I_{OL} = 50 \mu A$ \_ 0.4 ٧ V<sub>OL3</sub> "L" output voltage 3 (\*2)  $I_{OL} = 3 \text{ mA}$ 0.4 ٧ "H" input current 1  $I_{\text{IH1}}$  $V_{\text{IH}} = DV_{\text{DD}}$ 10 μΑ "H" input current 2 (\*3)  $V_{IH} = DV_{DD}$ 8.0 5.0 20 μΑ  $I_{IH2}$ "H" input current 3 (\*4)  $I_{IH3}$  $V_{IH} = DV_{DD}$ 20 100 400 μΑ "L" input current 1  $I_{IL1}$  $V_{IL} = GND$ -10 μΑ  $V_{IL} = GND$ -20 -5.0 -0.8"L" input current 2 (\*3) μΑ  $I_{IL2}$ "L" input current 3 (\*5)  $I_{\mathsf{IL3}}$  $V_{IL} = GND$ -400 -100 -20 μΑ "L" output leak current 2  $I_{\mathsf{ILOH}}$  $V_{OH} = DV_{DD}$ 10 μΑ (\*6)"L" output leak current 3  $V_{OL} = GND$ -10 μΑ **I**ILOL  $f_{OSC} = 4.096 \text{ MHz}$ Supply current during 25 mΑ  $I_{DD}$ No output load playback Power-down supply  $Ta = -20 \text{ to } +40^{\circ}C$ 1 15 μΑ  $I_{DDS}$ current  $Ta = -20 \text{ to } +85^{\circ}C$ 1 30 μΑ

<sup>\*1:</sup> Applies to the XTB pin.

<sup>\*2:</sup> Applies to the SCL and SDA pins.

<sup>\*3:</sup> Applies to the XT pin.

<sup>\*4:</sup> Applies to the TESTI0 pin.

<sup>\*5:</sup> Applies to the RESETB pin.

<sup>\*6:</sup> Applies to the TESTO pin.

mW

m۷

+50

range

resistance

power

Speaker amplifier output

Output offset voltage

between SPM and SPP

with no signal present

#### **Characteristics of Analog Circuitry (for the 3V applications)**

Parameter Symbol Condition Max. Unit Min. Тур. AIN input resistance 25  $R_{\text{AIN}}$ 15 20  $\mathsf{k}\Omega$ AIN input voltage range  $V_{AIN}$  $DV_{DD} \times 2/3$ Vp-p LINE output load  $R_{\mathsf{LA}}$ During 1/2 DV<sub>DD</sub> output 10  $k\Omega$ resistance LINE output voltage ٧  $V_{AO} \\$ No output load DV<sub>DD</sub>/6 DV<sub>DD</sub>×5/6 SG output voltage  $V_{SG}$  $0.95{\times}V_{DDL}/2$  $V_{DDL}/2$  $1.05 \times V_{DDL}/2$ V SG output resistance  $\mathsf{R}_{\mathsf{SG}}$ During power down 57 96 135  $k\Omega$ SPM, SPP output load 8  $R_{LSP}$ Ω

100

-50

300

 $SPV_{DD} = 3.3V$ , f = 1kHz

 $R_{SPO} = 8\Omega$ , THD $\geq$ 10%

SPIN-SPM gain = 0dB

With a load of  $8\Omega$ 

 $DV_{DD} = SPV_{DD} = 2.7$  to 3.6 V, DGND = SPGND = 0 V, Ta = -40 to +85°C

## **Characteristics of Analog Circuitry (for the 5V applications)**

 $\mathsf{P}_{\mathsf{SPO}}$ 

 $V_{OF}$ 

 $DV_{DD} = SPV_{DD} = 4.5$  to 5.5 V, DGND = SPGND = 0 V, Ta = -20 to +85°C Parameter Symbol Condition Min. Тур. Max. Unit AIN input resistance  $\mathsf{R}_{\mathsf{AIN}}$ 15 20 25  $k\Omega$ AIN input voltage range  $V_{AIN}$  $DV_{DD} \times 2/3$ Vp-p LINE output load During 1/2 DV<sub>DD</sub> output 10  $R_{\mathsf{LA}}$  $k\Omega$ resistance LINE output voltage ٧  $V_{AO}$ No output load DV<sub>DD</sub>/6 DV<sub>DD</sub>×5/6 range  $V_{\text{S}\underline{\text{G}}}$  $1.05 \times V_{DDL}/2$ ٧ SG output voltage  $0.95 \times V_{DDL}/2$  $V_{DDL}/2$ SG output resistance During power down 57 96 135  $R_{\text{SG}} \\$  $k\Omega$ SPM, SPP output load 8  $R_{\mathsf{LSP}}$ Ω resistance  $SPV_{DD} = 5.0V, f = 1kHz$ Speaker amplifier output  $R_{SPO} = 8\Omega$ , THD $\geq$ 10% 500 700  $\mathsf{mW}$  $P_{SPO}$ power Ta=25°C Output offset voltage SPIN-SPM gain = 0dB between SPM and SPP -50 mV  $V_{OF}$ +50 With a load of  $8\Omega$ with no signal present

#### **FUNCTIONAL DESCRIPTION**

#### **Synchronous Serial Command Interface**

The CSB, SCK, SI, and SO pins are used to input the command data or to read the status. Driving the CSB pin to "L" level enables the serial CPU interface.

After the CSB pin is driven to "L" level, the command data are input through the SI pin from the MSB synchronized with the SCK clock. The command data shifts in through the SI pin at the rising or falling edge of the SCK clock pulse. Then, a command is executed at the rising or falling edge of the eighth pulse of the SCK clock.

As for status reading, status is output from the SO pin, synchronized with the SCK clock after the CSB pin is driven to "L" level.

The SCK clock edge is specified by the input level of the DIPH pin.


- When the DIPH pin is "L" level, rising edge is available for input from SI pin and falling edge is available for output from SO pin.
- When the DIPH pin is "H" level, falling edge is available for input from SI pin and rising edge is available for output from SO pin.

It is possible to input command data, even if the CSB pin is fixed by "L" level. However, if unexpected pulses caused by noise are induced through the SCK pin, SCK clock pulses are incorrectly counted, causing a failure in normal recognition of command. Then it is recommended that the CSB pin is "L" level only for command input.


The count of the SCK clock pulse is initialized when the CSB pin goes to "H" level.

## Command Data Input or Status Read Timing

• When DIPH pin is "L" level



• When DIPH pin is "H" level



The following table shows the contents of each data output at a status read.

	Output status signal
MSB	_
7SB	_
6SB	Channel 2 BUSYB output (BUSYB1)
5SB	Channel 1 BUSYB output (BUSYB0)
4SB	_
3SB	_
2SB	Channel 2 NCR output (NCR1)
LSB	Channel 1 NCR output (NCR0)

The BUSYB output is "L" level when a command is being processed or the playback of a particular channel is going on. In other states, the BUSYB output is "H" level. The NCR output is "L" level when a command is being processed or particular channel is in standby for playback. In other states, the NCR output is "H" level.

#### I2C Command Interface (Applies to ML2286X)

The I2C Interface built-in is an serial interface (: slave side) that is compliant with I2C bus specification. It supports Fast mode and enables data transmission/reception at 400 kbps. The SCL and SDA pins are used to input the command data or to read the status. Pins (:SAD0, 1 and 2) are used to set the slave address. Pull-up resister should be connected to SCL pin and SDA pin.

For the master on the I2C bus to communicate with this device (: slave), input the slave address with the first seven bits after setting the start condition. The upper three bits of the slave address can be set using the SAD0 to 2 pins. The eighth bit of slave address is used to set the direction (: write or read) of communication. If the eighth bit is "0" level, it is write mode from master to slave. And, if the eighth bit is "1" level, it is read mode from master.

The communication is made in the unit of byte. And acknowledge is needed for each byte.


The protocol of I2C communication is shown below.

Command flow at data write
 START condition
 Slave address +W (0)
 Write address (ex. 1st byte of a command)
 Write data (ex. 2nd byte of a command)
 STOP condition

#### Data write timing



- Command flow at data read Start condition
   Slave address +R(1)
   Read data (ex. Status read)
   STOP condition
  - Data read timing



Setting of the slave address using the SAD0 to 2 pins

SAD2	SAD1	SAD0	Lower 4 bits
0	0	0	0101
0	0	1	0101
0	1	0	0101
0	1	1	0101
1	0	0	0101
1	0	1	0101
1	1	0	0101
1	1	1	0101

The following table shows the contents of each data output at a status read. Status is updated by the RDSTAT command; therefore, be sure to input the RDSTAT command in order to read status.

	Output status signal
MSB	
7SB	
6SB	Channel 2 BUSYB output (BUSYB1)
5SB	Channel 1 BUSYB output (BUSYB0)
4SB	
3SB	
2SB	Channel 2 NCR output (NCR1)
LSB	Channel 1 NCR output (NCR0)

The BUSYB signal is "L" level when either a command is being processed or the playback of a particular channel is going on. In other states, the BUSYB signal is "H" level.

The NCR signal is "L" level when either a command is being processed or a particular channel is in standby for playback. In other states, the NCR signal is "H" level.

## **Command List**

Each command is configured by the unit of byte (8-bit). The following commands, AMODE, AVOL FADR, PLAY, MUON, and CVOL, use two bytes.

Command	D7	D6	D5	D4	D3	D2	D1	D0	Description	
PUP	0	0	0	0	0	0	S1	S0	Power-up command. Shifts from the power down state to the command waiting state. Also, sets the number of memory banks.	
PDWN	0	0	1	0	0	0	0	0	Power-down command. Shifts form the command waiting state to the power down state.	
RDSTAT	1	0	1	1	0	0	0	0	Status read command. Reads the command status on each channel.	
AMORE	0	0	0	0	0	1	0	0	Control command of analog circuitry.	
AMODE	FAD	DAG1	DAG0	AIG1	AIG0	DAEN	SPEN	POP	Setoperation of power-up/dpwn and input/output.	
PLAY	0	1	0	0	F9	F8	0	СН	Playback start command. Use the data of the 2nd byte to	
	F7	F6	F5	F4	F3	F2	F1	F0	specify a phrase number. Can be specified for each channel.	
STOP	0	1	1	0	0	0	CH1	CH0	Playback stop command. Can be set for each channel.	
EADD	0	0	1	1	F9	F8	0	СН	Set command of playback phrase.	
FADR	F7	F6	F5	F4	F3	F2	F1	F0	Can be set for each channel. Use START command to start.	
START	0	1	0	1	0	0	CH1	СНО	Playback start command without phrase spec. Use FADR command to set phrase.Can start playback on multiple channels simultaneously. After played back by PLAY command, the same phrase can be played back with this command.	
MUON	0	1	1	1	0	0	CH1	CH0	Silence insertion command.  Set the silent time length for each channel using M7 to M0 bits in the 2nd byte.	
MUON	M7	M6	M5	M4	МЗ	M2	M1	МО		
SLOOP	1	0	0	0	0	0	CH1	CH0	Set command of repeat playback. Setting is enabled during playback. Can be specified for each channel.	
CLOOP	1	0	0	1	0	0	CH1	CH0	Stop command of repeat playback. Can be specified for each channel. Also, repeat playback is released by STOP command automatically.	
CVO	1	0	1	0	0	0	CH1	CH0	Volume control command.	
CVOL	0	0	0	CV4	CV3	CV2	CV1	CV0	Set volume for each channel using CV4 to CV0 bits in the 2nd byte.	
AVOL	0	0	0	0	1	0	0	0	Analog volume control command.	
AVUL	0	0	AV5	AV4	AV3	AV2	AV1	AV0	Set volume after channel mixing using AV5 to AV0 bits.	

# Voice Synthesis Algorithm

Four types of voice synthesis algorithm are supported. They are 4-bit ADPCM2, 8-bit non-linear PCM, 8-bit straight PCM and 16-bit straight PCM. Select the best one according to the characteristics of playback voice.

The following table shows key features of each algorithm.

Voice synthesis algorithm	Applied waveform	Feature			
4-bit ADPCM2	Normal voice waveform	Up version of OKI's specific voice synthesis algorithm (: 4-bit ADPCM).  Voice quality is improved.			
8-bit Nonlinear PCM	Waveform including	Algorithm, which plays back mid-range of waveform as 10-bit equivalent voice quality.			
8-bit straight PCM	high frequency signals (sound effect, etc.)	Normal 8-bit PCM algorithm			
16-bit straight PCM	(Sound effect, etc.)	Normal 16-bit PCM algorithm			

#### **Memory Allocation and Creating Voice Data**

The ROM is partitioned into four data areas: voice (i.e., phrase) control area, test area, voice area, and edit ROM area.

The voice control area manages the voice data in the ROM. It contains data for controlling the start/stop addresses of voice data for 1,024 phrases, use/non-use of the edit ROM function and so on.

The test area contains data for testing.

The voice area contains actual waveform data.

The edit ROM area contains data for effective use of voice data. For the details, refer to the section of "Edit ROM Function."

The edit ROM area is not available if the edit ROM is not used.

The ROM data is created using a dedicated tool.

#### Configuration of ROM data

0x00000	Voice control area (Fixed 64 Kbits)
0x02000 0x0205F	Test area
0x02060 max: 0x1FFFFF	Voice area
max: 0x1FFFFF	Edit ROM area Depends on creation of ROM data.

#### **Playback Time and Memory Capacity**

The playback time depends on the memory capacity, sampling frequency, and playback method. The equation to know the playback time is shown below. But this is not applied if the edit ROM function is used.

Playback time [sec] = 
$$\frac{1.024 \times (Memory capacity - 64.75 \text{ [Kbits]})}{Sampling frequency \text{ [kHz]} \times Bit \text{ length}}$$

(Bit length is 4 at the 4-bit ADPCM2 and 8/16 at the PCM.)

Example) In the case that the sampling frequency is 16 kHz, algorithm is 4-bit ADPCM2 and ROM capacity is 16 Mbits, the playback time is approx. 261 seconds, as shown below.

Playback time = 
$$\frac{1.024 \times (16834 - 64.75) \text{ [Kbits]}}{16 \text{ [kHz]} \times 4 \text{ [bits]}} \approx 261 \text{ [sec]}$$

#### **Edit ROM Function**

The edit ROM function makes it possible to play back multiple phrases in succession. The following functions are set using the edit ROM function:


• Continuous playback: There is no limit to set the number of times of continuous playback. It

depends on the memory capacity only.


• Silence insertion function: 20ms to 1,024 ms

It is possible to use voice ROM effectively to use the edit ROM function. Below is an example of the ROM structure, case of using the edit ROM function.

Example 1) Phrases using the Edit ROM Function



Example 2) Structure of the ROM that contents of Example 1 are stored



# **Mixing Function**

It is possible to perform mixing of two channels simultaneously. And also, it is possible to specify PLAY, STOP, and CVOL commands for each channel respectively. The mixing function is available if the sampling frequency  $(F_S)$  is 32 kHz or less.

- Precautions for Waveform Clamp Adjust the volume of each channel using the CVOL command, if the waveform clamp is increased by channel mixing.

#### **Memory Bank Switching Function**

The memory bank switching function enables the built-in ROM area that is divivided into up to four banks to be used. When four banks are used, the maximum number of phrases per bank is 1,024 so that up to 4096 phrases can be played back.

Using this function, multiple ROM codes can be grouped into one code.

The settings of SEL1 pin and SEL0 pin determines which memory bank is used. To playback phrases, the number of memory banks must be specified in PUP.

When using a memory bank switching function, data must be divided and saved in the specified areas at ROM data creation.

- When the number of memory banks is 1

SEL1	SEL0	ML22825 ML22865	ML22824 ML22864	ML22823 ML22863
0	0	00000h – 1FFFFFh	00000h – FFFFFh	00000h -7FFFFh


#### - When the number of memory banks is 2

SEL1	SEL0	ML22825 ML22865	ML22824 ML22864	ML22823 ML22863	
0	0	00000h – FFFFFh	00000h – 7FFFFh	00000h – 3FFFFh	
0	1	100000h – 1FFFFFh	80000h – FFFFFh	40000h – 7FFFFh	


- When the number of memory banks is 4

	· · · · · · · · · · · · · · · · · · ·				
SEL1	SEL0	ML22825 ML22865	ML22824 ML22864	ML22823 ML22863	
0	0	0 00000h – 7FFFFh 00000h – 3FFFFh 00000h		00000h – 1FFFFh	
0	1	80000h – FFFFFh	40000h – 7FFFFh	20000h – 3FFFFh	
1	0	100000h – 17FFFFh	80000h – BFFFFh	40000h – 5FFFFh	
1	1	180000h – 1FFFFFh	C0000h – FFFFFh	60000h – 7FFFFh	


The memory (16 Mbits) in the ML22825 is divided as shown below.




# APPLICATION CIRCUIT (ML2282X: $DV_{DD} = SPV_{DD} = 5V$ )




# APPLICATION CIRCUIT (ML2282X: $DV_{DD} = SPV_{DD} = 3V$ )




# APPLICATION CIRCUIT (ML2286X: $DV_{DD}=SPV_{DD}=5V$ )



# APPLICATION CIRCUIT (ML2286X: DV<sub>DD</sub>=SPV<sub>DD</sub>=3V)



#### PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact OKI SEMICONDUCTOR's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

# **REVISION HISTORY**

	Date	Page		
Document No.		Previous Edition	Current Edition	Description
PEDL2282XFULL-01	Dec. 17, 2007	-	-	Preliminary edition 1
FEDL228XXFULL-01	Apr. 18, 2008	-	-	Final edition 1
FEDL228XXFULL-02	May. 29, 2008	-	-	Final edition 2
	Mar. 24, 2009	1	1	2-channel mixing function 48kHz-> 32kHz
		2	2	Power supply voltage 2.7 to 5.5V -> 2.7 to 3.6V / 4.5 to 5.5 V
		10	10	LINE output voltage range MAX. DVDD x 4/6 -> DVDD x 5/6
FEDL228XXFULL-03		10	10	SG output resistance Min 52 -> Min 57
		10	10	AIN input voltage range(for the 5V app)  Max. DVDD x 2/4 -> DVDD x 2/3
		15	15	PUP(AMODE) -> POP(AMODE)
		17	17	Correct ROM address and calculation
		20,21	20,21	Modify application circuit

#### **NOTICE**

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. OKI SEMICONDUCTOR assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by OKI SEMICONDUCTOR authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.

  Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2009 OKI SEMICONDUCTOR CO., LTD.