

OKI Semiconductor MSM7570AL-01/02

Multi-Function ADPCM CODEC

GENERAL DESCRIPTION

The MSM7570AL-01/02, developed for advanced digital cordless telephone systems, are single channel ADPCM CODEC ICs which perform mutual transcoding between the analog voice band signal and 32 kbps ADPCM serial data.


The devices include DTMF Tone and several types of tone generation, transmit/receive data mute and gain control, side-tone path and gain control, and VOX function.

Using advanced circuit technology, these devices operate from a single 3 V power supply and provide low power consumption.

Note: The MSM7570AL–01differs from MSM7570AL–02 in Ringing Tone Frequency.

FEATURES

 Single 3 V Power Supply Operation V_{DD}: 2.7 V to 3.6 V • ADPCM Algorithm : ITU-T G.726 (32 kbps, 24 kbps, 16 kbps) • Full-Duplex Transmit/Receive Operation Transmit/Receive Synchronous Mode Only • PCM Data Format : A-law/µ-law Selectable Serial PCM/ADPCM Transmission Data Rate :64 kbps to 2048 kbps Low Power Consumption **Operating Mode** : 21 mW Typ. $(V_{DD} = 3.0 \text{ V})$ 0.3 mW Typ. (V_{DD} = 3.0 V) Power-Down Mode : • Two Analog Input Amplifier Stages : Externally Adjustable Gain Analog Output Stage : Push-pull Drive (direct drive of $350 \Omega + 120 \text{ nF}$) 12.288/19.200 MHz Selectable • Master Clock Frequency : • Transmit/Receive Mute, Transmit/Receive Programmable Gain Control • Side Tone Path with Programmable Attenuation (8-step Level Adjustment) Built-in DTMF Tone Generator Built-in Various Ringing/Function Tones Generator • Built-in Various Ring Back Tone Generator Serial MCU Interface Control Built-in Sounder Driving Amplifier Built-in VOX Control Transmit side : Voice Signal Detect Receive side : **Background Noise Generation** Characteristic Evaluation Board. • Package: 32-pin plastic TSOP (TSOP(1)32-P-0814-0.50-1K) (Product name: MSM7570AL-01TS-K) (Product name: MSM7570AL-02TS-K)



OKI Semiconductor

PIN CONFIGURATION (TOP VIEW)

	1
AG 🚺	32 DG
SG 2	31 BCLK
AIN1+ 3	30 XSYNC
AIN1- 4	29 RSYNC
GSX1 5	28 PCMSO
AIN2 6	27 PCMSI
GSX2 7	26 IS
VFR0 8	25 IR
PWI 9	24 PCMRO
AOUT- <u>10</u>	23 PCMRI
AOUT+ 11	22 MCK
SA0+ 12	21 DEN
SAO- <u>13</u>	20 EXCK
PDN/RESET 14	19 DIN
VOXI 15	18 DOUT
V _{DD} 16	17 VOX0
	J

32-Pin Plastic TSOP

PIN AND FUNCTIONAL DESCRIPTIONS

AIN1+, AIN1-, AIN2, GSX1, GSX2

Transmits analog input and the output for transmit gain adjustment.

AIN1– (AIN2) connects to the inverting input of the internal transmit amplifier. AIN1+ connects to the non-inverting input of the internal transmit amplifier. GSX1 (GSX2) connects to the internal transmit amplifier output. Refer to Fig.1 for gain adjustment.

VFRO, AOUT+, AOUT-, PWI

Receives analog output and the output for receive gain adjustment.

VFRO is the receive filter output. AOUT+ and AOUT– are differential analog signal outputs which can directly drive $Z_L = 350 \Omega + 120 \text{ nF}$ or a 1.2 k Ω load. Refer to Fig.1 for gain adjustment.




Figure 1 Analog Input/Output Interface

SAO+, SAO-

Differential analog outputs for sound output.

Control register data CR4-B5 determines the output pins (AOUT+ and AOUT- /SAO+ and SAO-) for the voice signal and an acoustic component of the sound tone, DTMF tone, R tone, F tone, and various types of tones at either the VFRO pin or the SAO+ and SAO- pins. The output load conditions of these pins are the same as those of AOUT+ and AOUT-.

SG

Analog signal ground.

The output voltage of this pin is approximately 1.4 V. Put the bypass capacitors (10μ F in parallel with 0.1 μ F ceramic type) between this pin and AG to get the specified noise characteristics. During power-down, this output voltage is 0 V. The SG voltage if necessary should be used via a beffer.

AG

Analog ground.

DG

Digital ground.

This ground is separated from the analog signal ground pin (AG). The DG pin must be kept as close as possible to AG on the PCB.

V_{DD}

+3 V power supply.

PDN/RESET

Power down and reset control input.

A "0" level makes the IC enter a power down state. At the same time, all control register data are reset to the initial state. Set this pin to "1" during normal operating mode. The power down state is controlled by a logical OR with CR0-B5 of the control register. When using PDN/RESET for power down and reset control, set CR0-B5 to digital "0".

The reset width (during "L") should be 200ns or more.

Be sure to reset the control registers by executing this power down to keep this pin to digital "0" level for 200ns or longer after the power is turned on and V_{DD} exceeds 2.7V.

МСК

Master clock input.

The frequency must be 12.288 MHz or 19.2 MHz. The applied clock frequency is selected by the control register data CR0-B6. The master clock signal may be asynchronous with BCLK, XSYNC, and RSYNC.

PCMSO

Transmit PCM data output.

PCM is output from MSB in synchronization with the rising edge of BCLK and XSYNC.

PCMSI

Transmit PCM data input.

This signal is converted to the transmit ADPCM data. PCM is shifted in synchronization with the falling edge of BCLK. Normally, this pin is connected to PCMSO.

PCMRO

Receive PCM data output.

PCM is the output signal after ADPCM decoder processing. This signal is output serially from MSB in synchronization with the rising edge of BCLK and RSYNC.

PCMRI

Receive PCM data input.

PCM is shifted on the rising edge of the BCLK and input from MSB. Normally, this pin is connected to PCMRO.

IS

Transmit ADPCM signal output.

After having encoded PCM with ADPCM, this signal is output from MSB in synchronization with the rising edge of BCLK and XSYNC. This pin is an open drain output and remains in a high impedence state during power-down. IS requires a pull-up resistor.

IR

Receive ADPCM signal input.

This input signal is shifted serially on the falling edge of BCLK in synchronization with RSYNC, and input from MSB.

BCLK

Shift clock input for the PCM data (PCMSO, PCMSI, PCMRO, PCMRI) and the ADPCM data(IS, IR).

The frequency is set in the 64 kHz to 2048 kHz range.

XSYNC

Transmit PCM and ADPCM data 8 kHz synchronous signal input.

Synchronize this signal with BCLK signal. XSYNC is used to indicate the MSB of the transmit serial PCM and ADPCM data stream.

Be sure to input the XSYNC signal because it is also used as the input of the timing generator.

RSYNC

Receive PCM and ADPCM data synchronous signal input.

Synchronize this signal with BCLK signal. RSYNC is used to indicate the MSB of the receive serial PCM and ADPCM data stream.

νοχο


Transmit VOX function signal output.


VOX function voice recognizes the presence or absence of the transmit voice signal by detecting the signal energy. "1" and "0" levels set on this pin correspond to the presence and the absence of voice, respectively. This result appears at the register data CR7-B7. The signal energy detect threshold is set by the control register data CR6-B6, B5.

VOXI

Signal input for receive VOX function.

A "1" level at VOXI indicates the presence of a voice signal. The decoder block processes normal receive signal, and the voice signal appears at the analog output pins. The "0" level indicates the absence of a voice signal. Background noise generated in this device is transferred to the analog output pins. The background noise amplitude is set by the control register CR6. Because this signal is ORed with the register data CR6-B3, set the control register data CR6-B3 to digital "0".





Noise

Note: VOXO, VOXI functions becomes valid when setting CR6-B7 to digital "1".

Figure 2 VOX Function

DEN, EXCK, DIN, DOUT

Serial control ports for MCU interface.

Reading and writing data are performed by an external MCU through these pins. Eight registers with eight bits are provided on the devices.

DEN is the "Enable" control signal input, EXCK is the data shift clock input, DIN is the address and data input, and DOUT is the data output.

Fig.3 shows the input/output timing diagram.




Figure 3 MCU Interface Input/Output Timing

Table 1 shows the register map.

Nome	Α	ddres	SS			Cor	ntrol and	Detect [Data			
Name	A2	A1	A0	B7	B6	B5	B4	B3	B2	B1	B0	R/W
CR0	0	0	0	Α/μ SEL	MCK SEL	PDN ALL	_	_		_	PDN SAO/AOUT	R/W
CR1	0	0	1	MODE1	MODE0	TX RESET	RX RESET	TX MUTE	RX MUTE	_	RX PAD	R/W
CR2	0	1	0	TX ON/OFF	TX GAIN2	TX GAIN1	TX GAIN0	RX ON/OFF	RX GAIN2	RX GAIN1	RX GAIN0	R/W
CR3	0	1	1	Side Tone GAIN2	Side Tone GAIN1	Side Tone GAIN0	TONE ON/OFF	TONE GAIN3	TONE GAIN2	TONE GAIN1	TONE GAINO	R/W
CR4	1	0	0	DTMF/ OTHERS SEL	TONE SEND	SAO/ VFRO	TONE4	TONE3	TONE2	TONE1	TONEO	R/W
CR5	1	0	1	_			_					R/W
CR6	1	1	0	VOX ON/OFF	ON LVL1	ON LVL0	OFF TIME	VOX IN	RX NOISE Level sel		RX NOISE LVL0	R/W
CR7	1	1	1	VOX OUT	TX NOISE LVL1	TX NOISE LVL0						R

Table-1

R/W : Read/Write enable R : Read only register.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V _{DD}	—	-0.3 to +5	V
Analog Input Voltage	V _{AIN}	—	– 0.3 to V _{DD} + 0.3	V
Digital Input Voltage	V _{DIN}	—	-0.3 to V _{DD} + 0.3	V
Storage Temperature	T _{STG}	—	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	V _{DD}	Voltage must be fixed	2.7	_	3.6	V
Operating Temperature	Та		-25	+25	+70	°C
Digital Input High Voltage	VIH	MCK, XSYNC, RSYNC, PCMRI, PCMSI, BCLK, IR, PDN/RESET, DEN, EXCK, DIN	$0.45 \times V_{DD}$		V _{DD}	V
Digital Input Low Voltage	VIL	MCK, XSYNC, RSYNC, PCMRI, PCMSI, BCLK, IR, PDN/RESET, DEN, EXCK, DIN	0	_	$0.16 \times V_{DD}$	v
Master Clock Frequency	f _{MCK1}	MCK(CR0 – B6 = "0")	-0.01%	12.288	+0.01%	MHz
	f _{MCK2}	MCK(CR0 – B6 = "1")	-0.01%	19.200	+0.01%	MHz
Bit Clock Frequency	f _{вск}	BCLK	64	_	2048	kHz
Synchronous Signal Frequency	fsync	XSYNC, RSYNC (CR0 – B6 = "0")	-0.01%	MCK ÷ 1536	+0.01%	kHz
	ISYNC	XSYNC, RSYNC (CR0 – B6 = "1")	-0.01%	MCK ÷ 2400	+0.01%	kHz
Clock Duty Ratio	Dc	MCK, BCLK, EXCK	30	50	70	%
Digital Input Rise Time	t _{ir}	MCK, XSYNC, RSYNC, PCMRI, PCMSI, BCLK, IR, PDN/RESET, DEN, EXCK, DIN	_	_	50	ns
Digital Input Fall Time	t _{if}	MCK, XSYNC, RSYNC, PCMRI, PCMSI, BCLK, IR, PDN/RESET, DEN, EXCK, DIN			50	ns
Transmit Sync Signal Setting	t _{xs}	BCLK to XSYNC	100	_	_	ns
Time	t _{SX}	XSYNC to BCLK	100	_	_	ns
Receive Sync Signal Setting	t _{RS}	BCLK to RSYNC	100		—	ns
Time	t _{SR}	RSYNC to BCLK	100		_	ns
Synchronous Signal Width	t _{ws}	XSYNC, RSYNC	1BCLK	_	100	μs
PCM, ADPCM Set-up Time	t _{DS}	—	100		—	ns
PCM, ADPCM Hold Time	t _{DH}	_	100	_	_	ns
Digital Output Load	R _{DL}	IS(Pull-up Resistor)	500		—	Ω
	C _{DL}	IS, PCMSO, PCMRO, VOXO, DOUT	_	—	100	pF
Bypass Capacitors for SG	C _{SG}	SG to AG	—	10+0.1	_	μF

ELECTRICAL CHARACTERISTICS

		(= –25°C to	, ,
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
		Operating Mode,		7	-14	
Power Supply Current	I _{DD1}	No Signal, (V _{DD} = 3.0 V)	_	7	14	mA
	I _{DD2}	Power Down Mode, (V _{DD} = 3.0 V)	_	0.1	0.2	mA
Input Lligh Voltage	V		0.45		V	V
Input High Voltage	VIH	_	$ imes V_{DD}$	_	V _{DD}	V
Input Low Voltage	V		0.0		0.16	v
Input Low Voltage	V _{IL}		0.0		imes V _{DD}	V
Innut Lookono Quuunt	I _{IH}	$V_I = V_{DD}$			2.0	μA
Input Leakage Current	IIL	$V_{I} = 0 V$			0.5	μA
Output Low Voltage	V _{OL}	1 LSTTL, Pull-up: 500 Ω	0.0	0.2	0.4	V
Output Leakage Current	I ₀	IS			10	μA
Input Capacitance	CIN	—		5		pF
Output Resistance	R _{OSG}	SG		25	50	kΩ
	т	SG↔GND 10 + 0.1 μF		700		
SG Warm-up Time	T _{SG}	(Rise time to 90% of max. level)	_	700	-	ns

DC and Digital Interface Characteristics

Transmit Analog Interface Characteristics

 $(V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Ta} = -25^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Resistance	R _{INX}	AIN1+, AIN1-, AIN2	10	_	_	MΩ
Output Load Resistance	R _{LGX}	GSX1, GSX2	20			kΩ
Output Load Capacitance	C _{LGX}	GSX1, GSX2	_		100	pF
Output Amplitude	V _{OGX}	GSX1, GSX2, R_L = 20 k Ω			*1.30	V _{PP}
Input Offset Voltage	VOFGX	Pre-OPAMPs	-20		+20	mV

* $-7.7 \text{ dBm} (600 \Omega) = 0 \text{ dBm0}, + 3.14 \text{ dBm0} = 1.30 \text{ V}_{\text{PP}} (\text{A-law})$ $-7.7 \text{ dBm} (600 \Omega) = 0 \text{ dBm0}, + 3.17 \text{ dBm0} = 1.30 \text{ V}_{\text{PP}} (\mu\text{-law})$

neceive Analog Interia			(V _{DE}) = 2.7 V to	3.6 V, Ta =	= –25°C to	+70°C)
Parameter	Symbol	C	Condition	Min.	Тур.	Max.	Unit
Input Resistance	R _{INPW}	PWI		10		_	MΩ
Output Load Desistance	R _{LVF}	VFRO	VFRO		_	—	kΩ
Output Load Resistance	R _{LAO}	AOUT+, AC)UT-, SAO+, SAO-	1.2	_	—	kΩ
Output Canaditanaa	C _{LVF}	VFRO				100	pF
Output Capacitance	CLAO	AOUT+, AOUT-, SAO+, SAO-				100	pF
	V _{OVF}	VFRO,	$R_L = 20 \ k\Omega$			*1.30	V _{PP}
		AOUT+,	$R_L = 1.2 \text{ k}\Omega$			*1.30	V _{PP}
Output Voltage Level	V _{OAO}	AOUT-, SAO+, SAO-	Z _L = 350 Ω + 120 nF(See Fig.1)	_	_	*1.30	V _{PP}
	V _{OFVF}	VFRO		-100		+100	mV
Offset Voltage	V _{OFAO}	AOUT+, AOUT- (GAIN = 0 dB, Power amp only) SAO+, SAO-		-20		+20	mV
Open Loop Gain	G _{DB}		(0.3 to 3.4 kHz, + 120 nF)(See Fig.1)	40			dB

Receive Analog Interface Characteristics

* $-7.7 \text{ dBm} (600 \ \Omega) = 0 \text{ dBm0}, + 3.14 \text{ dBm0} = 1.30 \text{ V}_{PP} (A-law)$ $-7.7 \text{ dBm} (600 \ \Omega) = 0 \text{ dBm0}, + 3.17 \text{ dBm0} = 1.30 \text{ V}_{PP} (\mu-law)$

AC Chracteristics

			Condition		- 2.7 V l0	3.6 V, Ta =	- 20 010	+10 0)
_ .		_				_		
Parameter	Symbol	-	Level	Others	Min.	Тур.	Max.	Unit
		(Hz)	(dBm0)					
	L _{OSS} T1	0 to 60			25			dB
	L _{OSS} T2	300 to 3000			-0.15		+0.20	dB
Transmit Frequency	L _{OSS} T3	1020	0			Reference		dB
Response	L _{OSS} T4	3300	Ū	-	-0.15		+0.80	dB
	L _{OSS} T5	3400		-	0		0.80	dB
	L _{OSS} T6	3968.75			13			dB
Receive Frequency	L _{OSS} R1	0 to 3000		-	-0.15		+0.20	dB
	L _{OSS} R2	1020		-		Reference		dB
Response	L _{OSS} R3	3300	0		-0.15	_	+0.80	dB
nesponse	L _{OSS} R4	3400			0		0.80	dB
	L _{OSS} R5	3968.75			13			dB
	SD T1		3		35			dB
Transmit Signal	SD T2		0		35	_	_	dB
	SD T3	1020	-30	(*1)	35			dB
to Distortion Ratio	SD T4		-40		28			dB
	SD T5		-45		23	_	_	dB
	SD R1		3		35			dB
Dessitive Oliveral	SD R2		0		35			dB
Receive Signal	SD R3	1020	-30	(*1)	35			dB
to Distortion Ratio	SD R4		-40		28			dB
	SD R5		-45		23			dB
	GT T1		3		-0.2		+0.2	dB
T	GT T2		-10			Reference		dB
Transmit Gain	GT T3	1020	-40		-0.2	_	+0.2	dB
Tracking	GT T4		-50		-0.5		+0.5	dB
	GT T5		-55		-1.2	_	+1.2	dB
	GT R1		3		-0.2	_	+0.2	dB
	GT R2		-10			Reference		dB
Receive Gain	GT R3	1020	-40	$\neg - \end{vmatrix}$	-0.2		+0.2	dB
Tracking	GT R4		-50		-0.5		+0.5	dB
	GT R5		-55		-1.2		+1.2	dB

*1 Use the P-message weighted filter

AC Characteristics (Continued)

(V _{DD} =	2.7 V to 3	3.6 V, Ta =	= -25°C to	+70°C)

				(•00 -	2.1 1 10 0	5.0 v, ru-	20010	,
			Condition					
Parameter	Symbol	Freq.	Level	Others	Min.	Тур.	Max.	Unit
		(Hz) (dBm0)		Ounoro				
	NIDLT	_	AIN = SG	(*1)	_		-68	
Idle Channel Noise			7 41 (= 00				(-75.7)	dBm0p
	NIDLR	_	_	(*1)	_	_	-72	(dBmp)
				(*2)			(-79.7)	
	A _{VT}			GSX2	0.285	0.320	0.359	Vrms
Absolute Signal		1020	0			(*3)		
Amplitude	A _{VR}	R		VFR0	0.285	0.320	0.359	Vrms
Dower Cupply Noice	P		Noise Level		30	(*3)		dB
Power Supply Noise Rejection Ratio	P _{SRRT}	Noise Freq. : 0 to 50 kHz		—				-
Rejection Ratio	P _{SRRR}		: 50 mV _{pp}		30		—	dB
	t _{SDX}				0		200	ns
	t _{SDR}				0	_	200	ns
Digital Output Delay Time	t _{XD1}			0	0	_	200	ns
	t _{RD1}		1LSTTL+100pF,	See				<u> </u>
PCM and ADPCM Interface	t _{XD2}		Pull-up: 500Ω	Fig. 4	0		200	ns
Intenace	t _{RD2}							<u> </u>
	t _{XD3}				0		200	ns
	t _{RD3}				50			
	t _{M1}				50			ns
	t _{M2}				50			ns
	t _{M3}				50			ns
Carial Dart Disital	t _{M4}				100			ns
Serial Port Digital Input/Output Setting	t _{M5}		C _L = 100 pF	See				ns
Time	t _{M6}		$C_L = 100 \text{ pr}$	Fig. 5	30			ns
Time	t _{M7}				30			ns
	t _{M8}				0	_	50	ns
	t _{M9}				20			ns
	t _{M10}				20			ns
	t _{M11}				0	—	50	ns
Shift Clock Frequency	f _{EXCK}	—	—	EXCK	—	—	10	MHz

*1 Use the P-message weighted filter.

PCMRI input code "11010101" (A-law) "11111111" (μ-law) *2

*3 0.320 Vrms = 0 dBm0 = -7.7 dBm

Note: All ADPCM coder and decoder characteristics comply with ITU-T Recommendation G.726.

 $(V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Ta} = -25^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Conc	lition	Min.	Тур.	Max.	Unit
Fraguanay Difference	D _{FT1}	DTMF Tones	DTMF Tones			+7	Hz
Frequency Difference	D _{FT2}	Other Tones	-7	—	+7	Hz	
	V _{TL}	Transmit Tanaa	DTMF (Low)	-18	-16	-14	dBm0
Original (reference)	VTH (Gain setting OdB)	DTMF (High) and Other Tones	-16	-14	-12	dBm0	
Tone Signal Level	V _{RL}	Receive Tones	DTMF (Low)	-10	-8	-6	dBm0
*4	V _{RH}	(Tone generator gain setting –6dB)	DTMF (High) and Other Tones	-8	-6	-4	dBm0
Relative Level of DTMF Tones	R _{DTMF}	V _{TH} /V _{TL} , V _{RH} /V _{RL}		1	2	3	dBm0

*4 Does not contain the setting value set for the programmable gain

AC Characteristics (Programmable Gain Stages)

 $(V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Ta} = -25^{\circ}\text{C to } +70^{\circ}\text{C})$

				,		
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Gain Accuracy	D _G	All gain stages, to programmed value	-1	0	+1	dB

AC Characteristics (VOX Function)

 $(V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Ta} = -25^{\circ}\text{C to } +70^{\circ}\text{C})$

			(5	-	,		,
Parameter	Symbol	C	Condition		Тур.	Max.	Unit
Transmit VOX Detect Time	t _{VXON}	$\text{OFF} \rightarrow \text{ON}$	VOXO,	_	10 *5	_	ms
(Voice Signal ON/OFF Detect Time)	t _{VXOF}	$\text{ON} \rightarrow \text{OFF}$	See Fig.2	150/310	160/320	170/330	ms
Transmit VOX Detect Level							
Accuracy	D _{VX}	To the values	(CR6-B6, B5)	-2.5	0	+2.5	dB
(Threshold Level)							


*5 When single tone is input at 1000Hz

TIMING DIAGRAM


2 0 1 3 6 8 9 í10` 5 7 BCLK t_{SX} tws t_{XS} XSYNC t_{XD1} t_{XD2} t_{XD3} MSB LSB PCMSO t_{SDX} BCLK 1 0 2 10 9 5 6 8 t_{SX} t_{XS} XSYNC t_{XD1} t_{XD2} t_{XD3} IS MSB LSB tsdx

Transmit Side PCM/ADPCM Data Interface

Receive Side PCM/ADPCM Data Interface







Serial Port Data Transfer for MCU Interface

Figure 5 MCU Interface

FUNCTIONAL DESCRIPTION

Control Registers

(1) CR0 (Basic operating mode)

	B7	B6	B5	B4	B3	B2	B1	B0
CR0	A/μ SEL	MCK SEL	PDN ALL	_	_	_	_	PDN SAO/AOUT
Initial Value (Note)	0	0	0	0	0	0	0	0

Note: Initial Value: Reset state by PDN/RESET

- B7 ... PCM Companding law select;
- B6 ... Master clock frequency select;

 $0/\mu$ -law, 1/A-law

0/12.288 MHz, 1/19.200 MHz

0/Power on, 1/Power down

B5 ... Power down (entire system); When using this data for power down control, set pin $\overline{PDN/RESET}$ at "1" level. The control registers are not reset by this signal.

B2 ... Not used

B1 ... Not used

B0 ... Power Down for Sound output amps: (SAO+, SAO-), or Receiver output amp (AOUT+, AOUT-, VFRO);

If this data is set to digital "1", either a pair of sound amplifiers or a pair of reciver amplifiers enters the power down state depending on the set data on CR4-B5.

If this data is set to digital "0", sound amplifiers and receiver amplifiers are in the poweron state.

B4, B3 ... Not used (These pins are used to test the device. They should be set to "0" during normal operation.)

	B7	B6	B5	B4	B3	B2	B1	B 0
CR1	MODE1	MODE0	TX RESET	RX RESET	TX MUTE	RX MUTE	_	RX PAD
Initial Value	0	0	0	0	0	0	0	0

(2) CR1 (ADPCM block operating mode)

B7, B6 ... ADPCM data compression algorithm select;

- (0, 0): 32 kbps
- (0, 1): 64 kbps (data through)
- (1, 0): 24 kbps
- (1, 1): 16 kbps

B5 ... ADPCM of transmit reset (specified by G.726);

- B4 ... ADPCM of receive reset (specified by G.726);
- B3 ... ADPCM transmit data mute,
- B2 ... ADPCM receive data mute,

B1 ... Not used

B0 ... Receive side PAD,

1/Reset* 1/Reset* 1/Mute 1/Mute

1/inserted,12 dB loss 0/no PAD

The reset width should be 125µs or more.
The transmitter and receiver cannot be reset separately.
They must be reset at the same time.

	B7	B6	B5	B4	B3	B2	B1	B0
CR2	TX ON/OFF	TX GAIN2	TX GAIN1	TX GAINO	RX ON/OFF	RX GAIN2	RX GAIN1	RX GAINO
Initial Value	0	0	0	0	0	0	0	0

(3) CR2 (PCM CODEC operational mode setting and transmit/receive gain adjustment)

B7 ... PCM Coder disable;0/Enable, 1/Disable (transmit PCM idle pattern)B6, B5, B4 ... Transmit gain adjustment, refer to Table-2.

B3 ... PCM Decoder disable; 0/Enable, 1/Disable (receive PCM idle pattern) B2, B1, B0 ... Receive gain setting, refer to Table-2.

B 6	B5	B4	Transmit Gain	B2	B1	B0	Receive Gain
0	0	0	-6 dB	0	0	0	-6 dB
0	0	1	-4 dB	0	0	1	4 dB
0	1	0	-2 dB	0	1	0	–2 dB
0	1	1	0 dB	0	1	1	0 dB
1	0	0	+2 dB	1	0	0	+2 dB
1	0	1	+4 dB	1	0	1	+4 dB
1	1	0	+6 dB	1	1	0	+6 dB
1	1	1	+8 dB	1	1	1	+8 dB

Table-2

This programmable gain table, not only for transmit/receive voice signal and the transmitted DTMF and other tones. The transmission of these tone signal is enabled by the CR4-B6 data described later. The original (reference) signal amplitude of these tones is analogically defined as follows.

For example, when selecting +8 dB (B6, B5, B4) = (1,1,1) as a transmit gain, each tone signal amplitude with an analogical expression on the pin PCMSO becomes as follows .

DTMF low-group tones	-8 dBm0
DTMF high-group tones and other tones	-6 dBm0

Gain setting for the side tone (path to receive side from transmit side) and the receive side tone is performed by register CR3.

	B7	B6	B5	B4	B3	B2	B1	B0
002	Side. Tone	Side. Tone	Side. Tone	TONE	TONE	TONE	TONE	TONE
CR3	GAIN2	GAIN1	GAINO	ON/OFF	GAIN3	GAIN2	GAIN1	GAINO
Initial Value	0	0	0	0	0	0	0	0

(4) CR3 (Side tone and other tone generator gain setting)

B7, B6, B5 ... Side tone path gain setting, refer to Table-3.

B4 ... Tone generator enable; 0/Disable, 1/Enable

B3, B2, B1, B0 ... Tone generator gain adjustment for receive side, refer to Table-4

B7	B6	B5	Side Tone Path Gain
0	0	0	OFF
0	0	1	-21 dB
0	1	0	–19 dB
0	1	1	–17 dB
1	0	0	–15 dB
1	0	1	–13 dB
1	1	0	–11 dB
1	1	1	-9 dB

Table-3

Table-4

B3	B2	B1	B0	Tone Generator Gain	B 3	B2	B1	B0	Tone Generator Gain
0	0	0	0	–36 dB	1	0	0	0	–20 dB
0	0	0	1	–34 dB	1	0	0	1	–18 dB
0	0	1	0	–32 dB	1	0	1	0	-16 dB
0	0	1	1	–30 dB	1	0	1	1	-14 dB
0	1	0	0	–28 dB	1	1	0	0	-12 dB
0	1	0	1	–26 dB	1	1	0	1	-10 dB
0	1	1	0	–24 dB	1	1	1	0	-8 dB
0	1	1	1	–22 dB	1	1	1	1	-6 dB

The tone generator gain setting table for the receive side, as shown in Table-4, depends upon the following reference level.

DTMF low-group tones –2 dBm0 DTMF high-group tones and others 0 dBm0

DTMF high-group tone or other tones-6 dBm0

	B7	B6	B5	B4	B3	B2	B1	B0
004	DTMF/OTHERS	TONE	SAO/			ΤΟΝΓΟ		томго
CR4	SEL	SEND	VFRO	TONE4	TONE3	TONE2	TONE1	TONE0
Initial Value	0	0	0	0	0	0	0	0

(5) CR4 (Tone genereator operating mode and frequency select)

B7 ... DTMF or other tones select; 0/Others, 1/DTMF

B6 ... Tone transmit enable (Transmit side); 0/Voice signal (transmit), 1/Tone transmit B5 ... Tone output pin select (Receive side); 0/VFRO, 1/SAO+ and SAO–

B4, B3, B2, B1, B0 ... Tone frequency setting, referred to Table-5-1, 5-2, and 5-3.

(a) B7 = 1 (DTMF tone)

Table-5-1

B 4	B 3	B2	B1	B0	Frequency	B4	B 3	B2	B1	B0	Frequency
*	0	0	0	0	697 Hz + 1209 Hz	*	1	0	0	0	852 Hz + 1209 Hz
*	0	0	0	1	697 Hz + 1336 Hz	*	1	0	0	1	852 Hz + 1336 Hz
*	0	0	1	0	697 Hz + 1477 Hz	*	1	0	1	0	852 Hz + 1477 Hz
*	0	0	1	1	697 Hz + 1633 Hz	*	1	0	1	1	852 Hz + 1633 Hz
*	0	1	0	0	770 Hz + 1209 Hz	*	1	1	0	0	941 Hz + 1209 Hz
*	0	1	0	1	770 Hz + 1336 Hz	*	1	1	0	1	941 Hz + 1336 Hz
*	0	1	1	0	770 Hz + 1477 Hz	*	1	1	1	0	941 Hz + 1477 Hz
*	0	1	1	1	770 Hz + 1633 Hz	*	1	1	1	1	941 Hz + 1633 Hz

*Unrelated

(b) B7 = 0 (Other tones) <MSM7570AL-01>

B 4	B 3	B2	B1	B 0	Frequency	B 4	B 3	B2	B1	B 0	Frequency
0	0	0	0	0	1k/1333 Hz, 16 Hz wamb.	1	0	0	0	0	2000 Hz Single tone
0	0	0	0	1	800/667 Hz, 16 Hz wamb.	1	0	0	0	1	2042 Hz Single tone
0	0	0	1	0	800/1k Hz,16 Hz wamb.	1	0	0	1	0	2514 Hz Single tone
0	0	0	1	1	500/667 Hz,16 Hz wamb.	1	0	0	1	1	500 Hz Single tone
0	0	1	0	0	500/400 Hz,16 Hz wamb.	1	0	1	0	0	667 Hz Single tone
0	0	1	0	1	800/1k Hz, 8 Hz wamb.	1	0	1	0	1	1333 Hz Single tone
0	0	1	1	0	500/400 Hz, 8 Hz wamb.	1	0	1	1	0	2100 Hz Single tone
0	0	1	1	1	400 Hz,16 Hz wamb.	1	0	1	1	1	
0	1	0	0	0	400 Hz,20 Hz wamb.	1	1	0	0	0	—
0	1	0	0	1	400 Hz Single tone	1	1	0	0	1	—
0	1	0	1	0	425 Hz Single tone	1	1	0	1	0	—
0	1	0	1	1	440 Hz Single tone	1	1	0	1	1	—
0	1	1	0	0	450 Hz Single tone	1	1	1	0	0	—
0	1	1	0	1	800 Hz Single tone	1	1	1	0	1	
0	1	1	1	0	1000 Hz Single tone	1	1	1	1	0	_
0	1	1	1	1	1300 Hz Single tone	1	1	1	1	1	

Table-5-2

OKI Semiconductor

(b) B7 = 0 (Other tones) <MSM7570AL-02>

B 4	B 3	B 2	B1	B 0	Frequency	B4	B 3	B2	B1	B 0	Frequency
0	0	0	0	0	1k/1333 Hz 16 Hz wamb.	1	0	0	0	0	2500 Hz Single tone
0	0	0	0	1	800/1k Hz 16 Hz wamb.	1	0	0	0	1	2600 Hz Single tone
0	0	0	1	0	800/1k Hz 8 Hz wamb.	1	0	0	1	0	2670 Hz Single tone
0	0	0	1	1	400 Hz, 16 Hz wamb.	1	0	0	1	1	2700 Hz Single tone
0	0	1	0	0	2700 Hz, 16 Hz wamb.	1	0	1	0	0	2800 Hz Single tone
0	0	1	0	1	400 Hz	1	0	1	0	1	2910 Hz Single tone
0	0	1	1	0	800 Hz	1	0	1	1	0	3000 Hz Single tone
0	0	1	1	1	1000 Hz	1	0	1	1	1	3110 Hz Single tone
0	1	0	0	0	1333 Hz	1	1	0	0	0	3200 Hz Single tone
0	1	0	0	1	1440 Hz	1	1	0	0	1	
0	1	0	1	0	1900 Hz	1	1	0	1	0	
0	1	0	1	1	2000 Hz	1	1	0	1	1	—
0	1	1	0	0	2100 Hz	1	1	1	0	0	—
0	1	1	0	1	2180 Hz	1	1	1	0	1	—
0	1	1	1	0	2300 Hz	1	1	1	1	0	
0	1	1	1	1	2400 Hz	1	1	1	1	1	

Table-5-3

(6) CR5 (Not used)

	B7	B6	B5	B4	B3	B2	B1	B0
CR5	—	—	—	—	—	_	—	—
Initial Value	0	0	0	0	0	0	0	0

B7 – B0..... Not used

(7) CR6 (VOX function control)

	B7	B6	B5	B4	B3	B2	B1	B0
CDC	VOX	ON	ON	OFF		RX NOISE	RX NOISE	RX NOISE
CR6	ON/OFF	LVL1	LVL0	TIME	VOX IN	LEVEL SEL	LVL1	LVL0
Initial Value	0	0	0	0	0	0	0	0

B7 ... VOX function enable; 0/Disable, 1/Enable

B6, B5 ... Transmit signal energy detect (Transmit VOX) threshold

(0, 0): -30 dBm0

(0, 1): -35 dBm0

(1,0): -40 dBm0

(1, 1): -45 dBm0

B4 ... Hang-over time (Fig.2, T_{VXOFF}); 0/160 ms, 1/320 ms

- B3 ... Receive VOX function setting; 0/Background noise transmit, 1/Voice signal detect When using this data for control, set pin VOXI at "0" level.
- B2 ... Background noise amplitude setting; 0/Automatic, 1/Programmable by B1 and B0 Automatic : Set the noise at the voice signal amplitude when B3 (or VOXI) changes from "1" to digital "0".
- B1, B0 ... (0, 0): No noise
 - (0, 1): -55 dBm0
 - (1, 0): -45 dBm0
 - (1, 1): -35 dBm0

(8) CR7 (Detect register, read only)

	B7	B6	B5	B4	B3	B2	B1	B0
007	VOX	TX NOISE	TX NOISE					
CR7	OUT	LVL1	LVL0					
Initial Value	0	0	0	*	*	*	*	*

* For IC test

B7 ... Transmit VOX function result; 0/Silence, 1/Voice

B6, B5 ... Transmit silence level (indicator); (at 1000 Hz)


(0, 0) : Below -60 dBm0 (0, 1) : -50 to -60 dBm0 (1, 0) : -40 to -50 dBm0

(1, 1) : Above –40 dBm0

Note: These outputs are valid only when the VOX function is enabled by CR6-B7.


- B4 ... Not used
- B3 ... Not used
- B2 ... Not used
- B1 ... Not used
- B0 ... Not used

APPLICATION CIRCUIT



* Single-ended Analog Input Stage Type

PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

		Pa	ge	
Document No.	Date	Previous Edition	Current Edition	Description
FEDL7570AL-01-02-01	Jun. 15, 2007	-	_	Final edition 1

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. OKI assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by OKI, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.

Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.

- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2007 Oki Electric Industry Co., Ltd.