

# MSM98P05

## Voice Synthesis IC with Built-in 2-Mbit OTP ROM

### GENERAL DESCRIPTION

The MSM98P05 is a PCM-based voice synthesis IC with built-in 2-Mbit OTP (One Time PROM). This IC employs OKI nonlinear PCM algorithm and straight PCM algorithm for playback and contains a current mode 10-bit D/A converter and a low-pass filter.

External control can be made easily by the built-in edit ROM that can form sentences by linking phrases. With OKI Voice Analyzing/Editing Tool, the built-in edit ROM can be set up and also the built-in ROM data can be created and evaluated easily.

With the stand-alone mode/microcontroller interface mode switching pin, the MSM98P05 can support various applications.


The products with built-in OTP are suited to applications to be produced in small quantities in a wide variety or in short delivery time. Demand like these, that is, production in small quantities in a wide variety and delivery with an early deadline is what the MSM9800 family of products with built-in mask ROM cannot meet.

### FEATURES


- 8-bit OKI nonlinear PCM algorithm and 8-bit straight PCM algorithm
- Built-in edit ROM
- Random playback function
- Sampling frequency : 4.0 kHz/5.3 kHz/6.4 kHz/8.0 kHz/10.6 kHz/12.8 kHz/  
16.0 kHz  
Note: If RC oscillation is selected, 10.6 kHz, 12.8 kHz, and  
16.0 kHz cannot be selected.
- Maximum number of phrases : 63 (Microcontroller interface mode)  
56 (Stand-alone mode)
- Built-in current mode 10-bit D/A converter
- Built-in low-pass filter (LPF)
- Standby function
- RC oscillation (256 kHz)/ceramic oscillation (4.096 MHz) selectable
- Package options:  
20-pin plastic DIP (DIP20-P-300-2.54-W1) (Product name : MSM98P05RS)  
24-pin plastic SOP (SOP24-P-430-1.27-K) (Product name : MSM98P05GS-K)

STAND-ALONE MODE (CPU/STD: "L" level)

BLOCK DIAGRAM




**PIN CONFIGURATION (TOP VIEW)**



**20-Pin Plastic DIP**

Note: Applies to MSM98P05RS



NC: No connection

**24-Pin Plastic SOP**


Note: Applies to MSM98P05GS-K

## PIN DESCRIPTIONS

Pin		Symbol	Type	Description
DIP	SOP			
5	17	$\overline{\text{RESET}}$	I	The IC enters the standby state if this pin is set to "L" level. At this time, oscillation stops and AOUT drives a current of 0mA and becomes GND level, then the IC returns to the initial state. Apply a "L" pulse during power-on. This pin has an internal pull-up resistor.
7	20	$\overline{\text{BUSY}}$	O	Outputs "L" level while voice is being played back. In "H" level when power is turned ON.
6	18	$\text{XT}/\overline{\text{CR}}$	I	XT/RC switching pin. Set to "H" level if ceramic oscillation is used. Set to "L" level if RC oscillation is used.
15	7	$\text{CPU}/\overline{\text{STD}}$	I	Microcontroller interface/stand-alone mode switching pin. Set to "L" level if the IC is used in stand-alone mode.
9	23	$V_{\text{REF}}$	I	Volume setting pin. If this pin is set to GND level, the maximum amplitude is delivered. If this pin is set to $V_{\text{DD}}$ level, the minimum amplitude is delivered. This pin is internally connected to a pull-down resistor of approx. 10 k $\Omega$ during IC operation.
10	24	AOUT	O	Voice output pin. The voice signals are output as current changes. A logic "L" is output from this pin in standby state.
8	22	GND	—	Ground pin.
11	1	$V_{\text{DD}}$	—	Power supply pin. Insert a bypass capacitor of 0.1 $\mu\text{F}$ or more between $V_{\text{DD}}$ and GND pins.
12	2	OSC1	I	Ceramic oscillator connection pin when ceramic oscillation is selected. RC connection pin when RC oscillation is selected. Input from this pin if external clock is used.
13	3	OSC2	O	Ceramic oscillator connection pin when ceramic oscillation is selected. RC connection pin when RC oscillation is selected. Leave this pin open if external clock is used. Outputs "L" level in standby state.
14	5	$\text{OSC3}/\overline{\text{TEST}}$	O	Leave this pin open when ceramic oscillation is used. RC connection pin when RC oscillation is selected. Outputs "H" level in standby state when RC oscillation is selected.
16	8	$\overline{\text{RND}}$	I	Random playback starts if $\overline{\text{RND}}$ pin is set to "L" level. Fetches addresses from random address generation circuit in the IC at the falling edge of $\overline{\text{RND}}$ . Set to "H" level when the random playback function is not used. This pin has internal pull-up resistor.


Pin		Symbol	Type	Description
DIP	SOP			
17-19	10-12	SW0 - SW2	I	Phrase input pins corresponding to playback sound. If input changes, SW0 to SW2 pins fetch addresses after 16 ms and start voice synthesis. Each of these pins has internal pull-down resistor.
2-4	13-15	A0 - A2	I	Phrase input pins corresponding to playback sound. Logic input to A0 pin becomes invalid if the random playback function is used.
1	16	V <sub>PP</sub>	—	Power supply pin for writing to the built-in OTP. This pin should be set to "H" level or be open during playback.
20	9	$\overline{\text{PGM}}$	I	Interface pin for writing to the built-in OTP. This pin should be set to "L" level or be open during playback.

APPLICATION CIRCUITS




		A2	A1	A0	SW2	SW1	SW0	Address [HEX]
S4="L"	S1	0	0	0	0	0	1	01
	S2	0	0	0	0	1	0	02
	S3	0	0	0	1	0	0	04
S4="H"	S1	0	0	1	0	0	1	09
	S2	0	0	1	0	1	0	0A
	S3	0	0	1	1	0	0	0C

Application Circuit for Playing Six Phrases Using Four Switches




Application Circuit Using Switches

**MICROCONTROLLER INTERFACE MODE (CPU/STD: "H" level)**  
**BLOCK DIAGRAM**






**PIN CONFIGURATION (TOP VIEW)**



**20-Pin Plastic DIP**

Note: Applies to MSM98P05RS



NC: No connection


**24-Pin Plastic SOP**

Note: Applies to MSM98P05GS-K

## PIN DESCRIPTIONS

Pin		Symbol	Type	Description
DIP	SOP			
5	17	$\overline{\text{RESET}}$	I	The IC enters the standby state if this pin is set to "L" level. At this time, oscillation stops and AOUT drives a current of 0mA and becomes GND level, then the IC returns to the initial state. If the power cannot be applied within 1ms, apply an "L" pulse during power-on. This pin has an internal pull-up resistor.
7	20	NAR	O	Signal output pin that indicates whether the register in the address controller to latch the 10-15 addresses (see Block Diagram) is idle. NAR at "H" level indicates that the LATCH is empty and $\overline{\text{ST}}$ input is enabled.
6	18	$\text{XT}/\overline{\text{CR}}$	I	XT/RC switching pin. Set to "H" level if ceramic oscillation is used. Set to "L" level if RC oscillation is used.
15	7	$\text{CPU}/\overline{\text{STD}}$	I	Microcontroller interface/stand-alone mode switching pin. Set to "H" level if the IC is used in microcontroller interface mode.
9	23	$V_{\text{REF}}$	I	Volume setting pin. If this pin is set to GND level, the maximum amplitude is delivered. If this pin is set to $V_{\text{DD}}$ level, the minimum amplitude is delivered. This pin is internally connected to a pull-down resistor of approx. 10 k $\Omega$ during IC operation.
10	24	AOUT	O	Voice output pin. The voice signals are output as current changes. A logic "L" is output from this pin in standby state.
8	22	GND	—	Ground pin.
11	1	$V_{\text{DD}}$	—	Power supply pin. Insert a bypass capacitor of 0.1 $\mu\text{F}$ or more between this pin and the GND pin.
12	2	OSC1	I	Ceramic oscillator connection pin when ceramic oscillation is selected. RC connection pin when RC oscillation is selected. Input from this pin if external clock is used.
13	3	OSC2	O	Ceramic oscillator connection pin when ceramic oscillation is selected. RC connection pin when RC oscillation is selected. Leave this pin open if external clock is used. Outputs "L" level in standby state.
14	5	$\text{OSC3}/\overline{\text{TEST}}$	O	Leave this pin open when ceramic oscillation is used. RC connection pin when RC oscillation is selected. Outputs "H" level in standby state when RC oscillation is selected.
16	8	$\overline{\text{ST}}$	I	Voice synthesis starts at fall of $\overline{\text{ST}}$ , and addresses I0 to I5 are fetched at rise of $\overline{\text{ST}}$ . Input $\overline{\text{ST}}$ when NAR, the status signal, is at "H" level. This pin has internal pull-up resistor.
17-19 2-4	10-15	I0 - I5	I	Phrase input pins corresponding to vocalized sound.
1	16	$V_{\text{PP}}$	—	Power supply pin for writing to the built-in OTP. This pin should be set to "H" level or be open.
20	9	$\overline{\text{PGM}}$	I	Interface pin for writing to the built-in OTP. This pin should be set to "L" level or be open.


APPLICATION CIRCUIT




Application Circuit when Used as Microcontroller Interface

PACKAGE DIMENSIONS

(Unit : mm)



(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1999 Oki Electric Industry Co., Ltd.