OKI Semiconductor MSM9225B

CAN (Controller Area Network) Controller


GENERAL DESCRIPTION

The MSM9225B is a microcontroller peripheral LSI which conforms to the CAN protocol for high-speed LANs in automobiles.


FEATURES

- Conforms to CAN protocol specification (Bosch, V2.0 part B/Active)
- Maximum of 1 Mbps bit rate
- Communication method:
 - Transmission line is bi-directional, two-wire serial communication
 - NRZ (Non-Return to Zero) system using bit stuff function
 - Multi-master system
 - Broadcast system
- Message boxes:
 - Up to 16 message boxes can be used, and messages up to 8 bytes long can be transmitted or received for each message box.
 - Number of received messages can be extended by group message function (up to 2 groups can be set)
 - Overwrite flag is provided
- Priority control by identifier
 - 2032 types in standard format, 2032×2^{18} types in extended format
- Microcontroller interface
 - Corresponding to both parallel and serial interface
 - Parallel interface: Separate address/data bus type (with address latch signal/no address latch signal) and multiplexed address/data bus type
 - Serial interface: Synchronous communication type
 - Three interrupt sources: Transmission/receive/error
- Error control:
 - Bit error/stuff error/CRC error/form error/acknowledgment error detection functions
 - · Retransmission/error status monitoring function when error occurs
 - Bit error flag/stuff error flag/CRC error flag/form error flag/acknowledge error flag are provided
- Communication control by remote data request function
- Sleep/Stop mode function
- Supply voltage: 5 V±10%
- Operating temperature: -40 to +125°C
- Package: 44-pin plastic QFP (QFP44-P-910-0.80-2K) (Product name: MSM9225BGA-2K)


BLOCK DIAGRAM



CONFIGURATION EXAMPLE



PIN CONFIGURATION



44-Pin Plastic QFP (Top View)

PIN DESCRIPTIONS

Symbol	Pin	Туре	Description			
CS	10	I	Chip select pin. When "L", PALE, PWR, PRD/ pins (microcontroller interface pins) are valid. When "H", these pins are invalid.	SR \overline{W} , SCLK and SDO		
A7-0	41-44, 1-4	I	Address bus pins (when using separate buses multiplexed bus or if used in the serial mode, t levels.			
AD7-0/ D7-0	31-38	I/O	Multiplexed bus: Address/data pins (AD7-0) Separate buses: Data pins (D7-0) If used in the serial mode, fix these pins at a "	L" levels.		
PWR	26	I	Write input pin if used in the parallel mode. [pin is at a "L" level. If used in the serial mode, fix this pin at a "L" le			
PRD/ SRW	9	I	Parallel mode: Read signal pin (PRD) When at a "L" level, data is output from the data pins. Serial mode: Read/write signal pin (SRW) When at a "H" level, data is output from the SDO pin. When at a "L" level, the SDO pin is at high impedance, and data is captured beginning with the second byte of data input from the SDI pin.			
PALE	27	I	Address latch signal pin When at a "H" level, addresses are captured. If used in the parallel mode and the address latch signal is unnecessary or in the serial mode, fix this pin at a "H" or "L" level.			
SDI	7	I	Serial data input pin Addresses (1st byte) and data (beginning from this pin, LSB first. If used in the parallel mode level.			
SDO	5	0	Serial data output pin When the \overline{CS} pin is at a "H" level, this pin is at \overline{CS} is at a "L" level, data is output from this pin If used in the parallel mode, fix this pin at a "H	, LSB first.		
SCLK	8	I	Shift clock input pin for serial data At the rising edge of the shift clock, SDI pin da falling edge, data is output from the SDO pin.	ata is captured. At the		
			Ready output pin When required by the MSM9225B, a signal m bus cycle until the internal access is complete	d.		
PRDY/ SWAIT	16	ο	Parallel mode (PRDY)	After completion of access High impedance output		
			Serial mode (SWAIT) "H" level output	"L" level output		

FEDL9225B-03

MSM9225B

Symbol	Pin	Туре	e Description				
Mode1, 0	29, 30	Ι	Microcontroller interface select pins Interface Mode1 Mode0 Interface 0 0 Parallel Separate No address latch signal 0 1 mode buses With address latch signal 1 0 Multiplexed buses 1				
ĪNT	11	0	Interrupt request output pin When an interrupt request occurs, a "L" level is output. This pin automatically outputs a "H" level after 32 Ts (T = 1/fosc). Three types of interrupts share this pin: transmission complete, receptior complete, and error.				
RESET	25	I	Reset pin System is reset when this pin is at a "L" level.				
ХТ	13	I	Clock pins. If internal oscillator is used, connect a crystal (ceramic				
XT	14	0	resonator). If external clock is used, input clock via XT pin. The $\overline{\text{XT}}$ pin should be left open.				
Rx0, Rx1	18, 19	-	Receive input pin. Differential amplifier included.				
Tx0, Tx1	22, 23	0	Transmission output pin				
V _{DD}	12, 20, 24, 40		Power supply pin				
GND	6, 15, 17, 21, 28, 39		GND pin				

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V _{DD}	Ta = 25°C	-0.3 to +7.0	V
Input Voltage	VI	—	–0.3 to V _{DD} +3.0	V
Output Voltage	Vo	—	–0.3 to V _{DD} +3.0	V
Power Dissipation	P _D	Ta ≤ 25°C	615	mW
Operating Temperature	T _{OP}	—	-40 to +125	°C
Storage Temperature	T _{stg}	—	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	V _{DD}	$V_{DD} = AV_{DD}$	4.5	5.0	5.5	V
Operating Temperature	T _{OP}	_	-40	+25	+125	°C

ELECTRICAL CHARACTERISTICS

DC Characteristics

$(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Ta} = -40 \text{ to } +125^{\circ}\text{C})$									
Parameter	Symbol	Applicable pin	Condition	Min.	Max.	Unit			
"H" Input Voltage	V _{IH}	Applies to all inputs	—	0.8V _{DD}	V _{DD} +0.3	V			
"L" Input Voltage	V _{IL}	Applies to all inputs	—	-0.3	+0.2 V _{DD}	V			
"H" Input Current	I _{IH1}	XT	$V_{I} = V_{DD}$	3	25	μA			
TT input Current	I _{IH2}	Other inputs	v _I – v _{DD}	-1.0	+1.0	μA			
"L" Input Current	I_{IL1}	XT	$V_1 = 0V$	-25	-3	μA			
	I_{IL2}	Other input	v ₁ = 0 v	-1.0	+1.0	μA			
"H" Output Voltage	V _{OH1}	INT, PRDY/SWAIT	I _{OH1} = -80 μA	V_{DD} –1.0		V			
11 Odiput Voltage	V _{OH2}	AD7-0/D7-0	I _{OH2} = -400 μA	V _{DD} –1.0	—	V			
"L" Output Voltage	V _{OL1}	INT, PRDY/SWAIT	I _{OL1} = 1.6 mA	—	0.4	V			
L Odiput voltage	V _{OL2}	AD7-0/D7-0	I _{OL2} = 3.2 mA		0.4	V			
Output Leakage Current	I _{IH1}	PRDY/SWAIT AD7-0/D7-0	$V_{I} = V_{DD}/0 V$	-1.0	+1.0	μA			
Dynamic Supply Current	I _{DD}	_	f _{OSC} = 16 MHz, No Load	—	9	mA			
Static Supply Current		_	SLEEP Mode	_	400	μA			
Static Supply Cullent	IDDS	_	STOP Mode	_	100	μA			

Rx0, Rx1 Characteristics

Differencial input mode

$(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Ta} = -40 \text{ to } +125^{\circ}\text{C})$

						,
Parameter	Symbol	Applicable pin	Condition	Min.	Max.	Unit
'dominant' Input Voltage	VRx0 (d)	Rx0	$VRx1 = 0.4 V_{DD}$	-0.3	VRx1 –0.4	V
'recessive Input Voltage	VRx0 (r)	Rx0	to 0.6 V_{DD}	VRx1 +0.4	V _{DD} +3	V
Input Leakage Current	I _{LK}	Rx0, Rx1	$VR_{X1} = V_{DD}/0 V$	-1	+1	μA

Tx0, Tx1 Characteristics

$(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Ta} = -40 \text{ to } +125^{\circ}\text{C})$							
Parameter	Symbol	Condition	Min.	Max.	Unit		
"H" Output Voltage	V _{OH}	I _{он} = –3.0 mA	V _{DD} -0.4		V		
"L" Output Voltage	V _{OL}	I _{OL} = 10.0 mA	_	0.4	V		

AC Characteristics

Parallel mode

			$(V_{DD} = 4.5 \text{ to } 5.5)$	V, Ta = –40 to	+125°C, f _{osc}	<u>; = 16 MHz)</u>
Pa	arameter	Symbol	Condition	Min.	Max.	Unit
ALE Address S	Setup Time	t _{AS}	_	10	—	ns
ALE Address H	Hold Time	t _{AH}	_	10		ns
PRD Output Data Delay Time		t _{RDLY}	—		60 ^{*1}	ns
PRD Output Da	PRD Output Data Hold Time		—	5	—	ns
ALE "H" Level	Width	t _{waleh}	—	16.5	_	ns
Access Cycle	When PRDY is not generated			4T	_	ns
	When PRDY is generated	t _{cyc}		7T	_	ns
Address Hold	Time from PRD	t _{RAH}	_	0	_	ns
ALE Delay Tim	ne from PRD	t _{HRA}	—	27	—	ns
PRD "H" Level	Width	t _{wrdh}	—	27	—	ns
PRDY "L" Delay	/ Time	t _{ARLDLY}	—	_	35	ns
PRDY "L" Level	Width	t _{wrdyl}	—	0	2.5T	ns
Data Output D	elay Time from PRDY	t _{ARDDLY}	—	_	35	ns
PWR Hold Time	e from PRDY	t _{ARWDLY}	—	10	—	ns
Input Data Set	up Time	t _{wps}	—	30	—	ns
Input Data Hol	d Time	t _{wDH}	—	4	—	ns
PRD Delay Tim	е	t _{RS}	_	10	_	ns
PWR Delay Tin	ne	t _{ws}	_	10		ns
Address Hold	Time from PWR	t _{wan}	—	10	—	ns
ALE Delay Tim	ne from PWR	t _{HWA}	—	27	—	ns
PWR "H" Level	Width	t _{wRH}	_	40	_	ns
PWR "L" Level	Width	t _{WRL}	_	20 ^{*1}	—	ns
CS Delay Time	from PRD	t _{HRC}	_	0	_	ns
CS Delay Time	from PWR	t _{HWC}	—	0	_	ns
					Т	= 1/f _{OSC}

$(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Ta} = -40 \text{ to } +125^{\circ}\text{C}, f_{OSC} = 16 \text{ MHz})$

The values with *1 indicate those when \overline{PRDY} is not generated.

The values with *1 when \overline{PRDY} is generated are defined by "Data Output Delay Time from \overline{PRDY} " t_{ARDDLY} and " \overline{PWR} Hold Time from \overline{PRDY} " t_{ARWDLY} .

OKI Semiconductor

FEDL9225B-03

MSM9225B

Serial mode

		$(V_{DD} = 4.5 \text{ to } 5.4)$	(V _{DD} = 4.5 to 5.5 V, Ta = -40 to $+125^{\circ}$ C, f _{OSC} = 16 MHz)				
Parameter	Symbol	Condition	Min.	Max.	Unit		
CS Setup Time	t _{cs}	—	10	—	ns		
CS Hold Time	t _{CH}	—	8T	—	ns		
SCLK Cycle	t _{CP}	—	167	—	ns		
SCLK Pulse Width	t _{cw}	—	83	—	ns		
SDI Setup Time	t _{DS}	—	30	—	ns		
SDI Hold Time	t _{DH}	—	5	—	ns		
SDO Output Enable Time	t _{CSODLY}	—	—	30	ns		
SDO Output Disable Time	t _{CSZDLY}	—	_	30	ns		
SDO Output Delay Time	t _{PD}	—	—	30	ns		
SRW Setup Time	t _{RS}	—	10	—	ns		
$SR\overline{W}$ Hold Time	t _{RH}	—	0	—	ns		
SWAIT Output Delay Time	t _{SRDLY}	—	—	2T	ns		
SWAIT "H" Level Width	t _{wRDY}	_	—	6T	ns		
Byte Delay	t _{WAIT}	_	8T	_	ns		
					T – 1/f		

 $T = 1/f_{OSC}$

Other timing characteristics


$(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Ta} = -40 \text{ to } +1$						
Parameter	Symbol	Condition	Min.	Max.	Unit	
System Clock Cycle	t _{clkcy}	—	62	—	ns	
RESET "H" Level Input Width	t _{wrsth}	—	5	—	μs	
RESET "L" Level Input Width	t _{wrstl}	—	5	—	μs	
INT "L" Level Output Width	t _{wintl}	—	32T	—	ns	
					T 4/4	

 $T = 1/f_{OSC}$


TIMING DIAGRAMS

Separate Bus Mode

Read access timing



Note: The PRDY signal may be output depending on the internal state of the MSM9225B.




Write access timing


Note: The PRDY signal may be output depending on the internal state of the MSM9225B.

Separate Bus/Address Latch Mode

Read access timing




Note: The PRDY signal may be output depending on the internal state of the MSM9225B.




Write access timing


Note: The PRDY signal may be output depending on the internal state of the MSM9225B.

Multiplexed Bus Mode







Note: The PRDY signal may be output depending on the internal state of the MSM9225B.




Write access timing



Serial Mode




Note: The SWAIT signal will be output during the interval between address and data transfers.




Write access timing

Note: The SWAIT signal will be output during the interval between address and data transfers. * : don't care



PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.