



**DATA SHEET**

---

O K I T E L E C O M P R O D U C T S

**ML7029B**  
**Multifunction ADPCM CODEC**

---

**May 2004**

**Oki Semiconductor**

# Oki Semiconductor

---

## ML7029B

---

### Multifunction ADPCM CODEC

---


#### DESCRIPTION

The ML7029B is a single channel ADPCM CODEC IC which performs mutual transcoding between the analog voice band signal and 32 kbps ADPCM serial data.


#### FEATURES

- Single 3 V Power Supply Operation (VDD: 2.7 to 3.6 V)
- ADPCM Algorithm: ITU-T G.726 (32 kbps)
- Full-Duplex Transmit/Receive Operation
- Transmit/Receive Synchronous Mode Only
- PCM Data Format:  $\mu$ -law
- Serial PCM/ADPCM Transmission Data Rate: 64 kbps to 2048 kbps
- Low Power Consumption
  - Operating Mode: 18 mW Typ. (VDD = 3.0 V)
  - Power-Down Mode: 0.03 mW Typ. (VDD = 3.0 V)
- Sampling Frequency: 8 kHz
- Master Clock Frequency: 10.368 MHz
- Transmit/Receive Mute, Transmit/Receive Programmable Gain Control
- Side Tone Path with Programmable Attenuation (8-Step Level Adjustment)
- Serial MCU Interface Control
- Package:
  - 30-pin plastic SSOP (SSOP30-P-56-0.65-K) (Product name: ML 7029B)

BLOCK DIAGRAM



**PIN CONFIGURATION (TOP VIEW)**



**NC: No Connection**

**30-Pin Plastic SSOP**

## PIN FUNCTIONAL DESCRIPTIONS

### AIN-, GSX

Transmit analog input and transmit level adjustment.

AIN- is connected to the inverting input of the transmit amplifier. GSX is connected to the transmit amplifier output. During power-down mode, the GSX output is a high impedance state.

### VFRO

Receive analog output. During power-down mode, the VFRO output is in a high impedance state.

### SG

Analog signal ground.

The output voltage of this pin is approximately 1.4 V. Put 10  $\mu$ F plus 0.1  $\mu$ F (ceramic type) bypass capacitors between this pin and AG. During power-down, this output voltage is 0 V. This pin should be used via a buffer if used externally.

### AG

Analog ground.

### DG

Digital ground.

This ground is separated from the analog signal ground pin (AG). The DG pin must be kept as close as possible to AG on the PCB.

### V<sub>a</sub>

Analog +3 V power supply.

### V<sub>D</sub>

Digital +3 V power supply.

This power supply is separated from the analog signal power supply pin (V<sub>A</sub>). The V<sub>D</sub> pin must be kept as close as possible to V<sub>A</sub> on the PCB.

### $\overline{\text{PDN}}$

Power-down and reset control input.

A “0” level makes the IC enter a power-down state. At the same time, all control register data are reset to the initial state. Set this pin to “1” during normal operating mode. The power-down state is controlled by a logical OR with CR0-B5 of the control register. When using  $\overline{\text{PDN}}$  for power-down and reset control, set CR0-B5 to digital “0”. The reset width (a “L” level period) should be 200 ns or more.

Be sure to reset the control registers by executing this power down to keep this pin to digital “0” level for 200 ns or longer after the power is turned on and V<sub>DD</sub> exceeds 2.7 V.

**MCK**

Master clock input.

The frequency is 10.368 MHz. The master clock signal may be asynchronous with BCLK and SYNC.

**PCMSO**

Transmit PCM data output.

PCM is output from MSB in synchronization with the rising edge of BCLK and XSYNC.

Refer to Figure 1. During power-down, the PCMSO output is at “L” level.

**PCMSI**

Transmit PCM data input.

This signal is converted to the transmit ADPCM data, PCM is shifted in synchronization with the falling edge of BCLK. Normally, this pin is connected to PCMSO. Refer to Figure 1.

**PCMRO**

Receive PCM data output.

PCM is the output signal after ADPCM decoder processing. This signal is output serially from MSB in synchronization with the rising edge of BCLK and RSYNC. Refer to Figure 1.

During power-down, the PCMRO output is at “L” level.

**PCMRI**

Receive PCM data input.

PCM is shifted on the rising edge of the BCLK and input from MSB. Normally, this pin is connected to PCMRO. Refer to Figure 1.

**IS**

Transmit ADPCM signal output.

After having encoded PCM with ADPCM, the signal is output from MSB in synchronization with the rising edge of BCLK and XSYNC. Refer to Figure 1. This pin is at “H” level during power-down.

**IR**

Receive ADPCM signal input.

This input signal is shifted serially on the falling edge of BCLK and SYNC and input from MSB. Refer to Figure 1.

**BCLK**


Shift clock input for the PCM and ADPCM data.

The frequency is set in the range of 8 to 256 times the SYNC frequency. Refer to Figure 1.

**SYNC**

Sampling input for the PCM and ADPCM data. The frequency is 8 kHz.

Synchronize this signal with BCLK signal. SYNC is used to indicate the MSB of the PCM data stream. Refer to Figure 1.



**Figure 1 PCM and ADPCM Interface Basic Timing**


**DEN, EXCK, DIN, DOUT**

Serial control ports for MCU interface.


Reading and writing data are performed by an external MCU through these pins. The 8-byte control registers (CR0 to 7) are provided on the device.

DEN is the “Enable” control signal input, EXCK is the data shift clock input, DIN is the address and data input, and DOUT is the data output.

Figures 2-1 and 2-2 show the input/output timing diagram. During power-down, the DOUT output is in a high impedance state.




(a) Data Write Timing Diagram




(b) Data Read Timing Diagram

**Figure 2-1 MCU Interface Input/Output Timing (DIN = 12 bits)**



(a) Data Write Timing Diagram



(b) Data Read Timing Diagram

**Figure 2-2 MCU Interface Input/Output Timing (DIN = 16 bits)**



Table 1 shows the register map.

**Table 1 Control Register Map**

Name	Address			Control and Detect Data								R/W
	A2	A1	A0	B7	B6	B5	B4	B3	B2	B1	B0	
CR0	0	0	0	—	—	PDN ALL	—	—	—	—	—	R/W
CR1	0	0	1	TEST0	TEST1	TX RESET	RX RESET	TX MUTE	RX MUTE	—	RX PAD	R/W
CR2	0	1	0	TX ON/OFF	TX GAIN2	TX GAIN1	TX GAIN0	RX ON/OFF	RX GAIN2	RX GAIN1	RX GAIN0	R/W
CR3	0	1	1	Side Tone GAIN2	Side Tone GAIN1	Side Tone GAIN0	—	—	—	TEST2	TEST3	R/W

R/W : Read/Write enable

#### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	$V_{DD}$	—	–.3 to +5.0	V
Analog Input Voltage	$V_{AIN}$	—	–0.3 to $V_{DD}+0.3$	V
Digital Input Voltage	$V_{DIN}$	—	–0.3 to $V_{DD}+0.3$	V
Storage Temperature	$T_{stg}$	—	–55 to +150	°C

## RECOMMENDED OPERATION CONDITIONS

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Power Supply Voltage	$V_{DD}$	Voltage must be fixed	+2.7	3.0	+3.6	V
Operating Temperature Range	$T_a$	—	-25	+25	+70	°C
Digital Input High Voltage	$V_{IH}$	Digital Input Pins	$0.45 \times V_{DD}$	—	$V_{DD}$	V
Digital Input Low Voltage	$V_{IL}$	Digital Input Pins	0	—	$0.16 \times V_{DD}$	V
Master Clock Frequency	$f_{MCK1}$	MCK	—	10.368	—	MHz
Master Clock Frequency Accuracy	$f_{MCK2}$	MCK	-0.01%	$\text{SYNC} \times \frac{1}{1296}$	+0.01%	MHz
Bit Clock Duty	$f_{BCK}$	BCLK	$\text{SYNC} \times 8$	—	$\text{SYNC} \times \frac{1}{256}$	kHz
Sampling Frequency	$f_{\text{SYNC}1}$	SYNC	—	8.0	—	kHz
Master Clock Duty Ratio	$D_{MCK}$	MCK	30	50	70	%
Clock Duty Ratio	$D_{CLK}$	BCLK, EXCK	30	50	70	%
Digital Input Rise Time	$t_{ir}$	Digital Input Pins	—	—	50	ns
Digital Input Fall Time	$t_{if}$	Digital Input Pins	—	—	50	ns
PCM Sync Signal Setting Time (Continuous BCLK)	$t_{BS}$	BCLK $\leftrightarrow$ SYNC (see Fig. 3-1)	100	—	—	ns
PCM Sync Signal Setting Time (Burst Mode Clock)	$t_{SB}$	BCLK $\leftrightarrow$ SYNC (see Fig. 3-2)	0	—	20	$\mu\text{s}$
SYNC Signal Width (Continuous BCLK)	$t_{WS}$	SYNC (see Fig. 3-1)	1BCLK	—	$\text{SYNC} - 1$ BCLK	$\mu\text{s}$
SYNC Signal Width (Burst Mode Clock)	$t_{WSB}$	SYNC (see Fig. 3-2)	1BCLK	—	Burst Clock - 1	$\mu\text{s}$
PCM, ADPCM Setup Time	$t_s$	—	100	—	—	ns
PCM, ADPCM Hold Time	$t_H$	—	100	—	—	ns
Digital Output Load	$C_{DL}$	Digital Output Pins	—	—	100	pF
Bypass Capacitors for SG	$C_{SG}$	SG to AG	10+0.1	—	—	$\mu\text{F}$

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

(V<sub>DD</sub> = 2.7 to 3.6 V, T<sub>a</sub> = -25 to +70°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Power Supply Current (V <sub>DD</sub> = 3.0 V)	I <sub>DD1</sub>	Operating Mode No Signal	—	6.0	12	mA
	I <sub>DD2</sub>	Power Down Mode (Input pins are fixed)	—	0.01	0.1	mA
Input Leakage Current	I <sub>IH</sub>	V <sub>I</sub> = V <sub>DD</sub>	—	—	2.0	μA
	I <sub>IL</sub>	V <sub>I</sub> = 0 V	—	—	0.5	μA
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = 4 mA	2.1	—	—	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = -4 mA	—	—	0.4	V
Input Capacitance	C <sub>IN</sub>	—	—	5	—	pF

## Analog Interface Characteristics

(V<sub>DD</sub> = 2.7 to 3.6 V, T<sub>a</sub> = -25 to +70°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input Resistance	R <sub>IN</sub>	A <sub>IN</sub> -	—	10	—	MΩ
Output Load Resistance	R <sub>L</sub>	GSX, VFRO	20	—	—	kΩ
Output Load Capacitance	C <sub>L</sub>	GSX, VFRO	—	—	100	pF
Output Amplitude (*2)	V <sub>O1</sub>	GSX, VFRO (R <sub>L</sub> = 20 kΩ)	—	—	1.3	V <sub>PP</sub>
Offset Voltage	V <sub>OF</sub>	GSX, VFRO	-100	—	+100	mV
SG Output Voltage	V <sub>SG</sub>	SG	—	1.4	—	V
SG Output Resistance	R <sub>SG</sub>	SG	—	40	—	kΩ
SG Warm-up Time	T <sub>SG</sub>	SG↔AG 10+0.1μF (Rise time to max. 90% level)	—	700	—	ms

\*2: -7.7 dBm (600Ω) = 0 dBm0, +3.17 dBm0 = 1.3 V<sub>PP</sub>

AC Characteristics

(V<sub>DD</sub> = 2.7 to 3.6 V, Ta = -25 to +70°C)

Parameter	Symbol	Condition		Min.	Typ.	Max.	Unit
		Freq. (Hz)	Level (dBm0)				
Transmit Frequency Response	LB8T1	60	0	30	—	—	dB
	LB8T2	300		-0.5	—	1.5	dB
	LB8T3	1015		Reference			dB
	LB8T4	3400		-0.5	—	1.0	dB
	LB8T5	3970		12	—	—	dB
Receive Frequency Response	LL8R1	300	0	-0.5	—	0.5	dB
	LL8R2	1015		Reference			dB
	LL8R3	3400		-0.5	—	1.0	dB
	LL8R4	3970		12	—	—	dB
Transmit S/N Ratio SYNC = 8 kHz (*3)	SD8T1	f = 1020 Hz	3	35	—	—	dB
	SD8T2		-40	28	—	—	dB
Receive S/N Ratio SYNC = 8 kHz (*3)	SD8R1	f = 1020 Hz	3	35	—	—	dB
	SD8R2		-40	28	—	—	dB
Idle Channel Noise SYNC = 8 kHz (*3)	N <sub>IDLT</sub>	—	A <sub>IN</sub> = SG	—	—	-68	dBm0pP
	N <sub>IDLR</sub>		(*4)	—	—	-72	dBm0pP
Absolute Signal Amplitude (*5)	A <sub>VT</sub>	1020 Hz(GSX)	0	0.285	0.320	0.359	Vrms
	A <sub>VR</sub>	1020 Hz(VFRO)	0	0.285	0.320	0.359	Vrms

\*3: Use the P-message weighted filter

\*4: PCMRI input code "11111111" (μ-law)

\*5: 0.320 Vrms = 0 dBm0 = -7.7 dBm (600Ω)

**Digital Interface**

(V<sub>DD</sub> = 2.7 to 3.6 V, Ta = -20 to +70°C)

Parameter	Symbol	Condition	Reference	Min.	Typ.	Max.	Unit
Digital Input/Output Setting Time	t <sub>SDX</sub> , t <sub>SDR</sub>	1LSTTL+100 pF	Fig. 3-1 Fig. 3-2	0	—	200	ns
	t <sub>XD1</sub> , t <sub>RD1</sub>			0	—	200	ns
	t <sub>XD2</sub> , t <sub>RD2</sub>			0	—	200	ns
	t <sub>XD3</sub> , t <sub>RD3</sub>			0	—	200	ns
Serial Port Digital Input/Output Setting Time	t <sub>1</sub>	C <sub>L</sub> = 50 pF	Fig. 4-1 Fig. 4-2	50	—	—	ns
	t <sub>2</sub>			50	—	—	ns
	t <sub>3</sub>			50	—	—	ns
	t <sub>4</sub>			50	—	—	ns
	t <sub>5</sub>			100	—	—	ns
	t <sub>6</sub>			50	—	—	ns
	t <sub>7</sub>			50	—	—	ns
	t <sub>8</sub>			0	—	50	ns
	t <sub>9</sub>			50	—	—	ns
	t <sub>10</sub>			50	—	—	ns
	t <sub>11</sub>			0	—	50	ns
Shift Clock Frequency	f <sub>EXCK</sub>	EXCK	EXCK	—	—	10	MHz


**AC Characteristics (Programmable Gain Stages)**

(V<sub>DD</sub> = 2.7 to 3.6 V, Ta = -25 to +70°C)


Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Gain Accuracy	D <sub>G</sub>	All stages, to programmed value	-1	0	+1	dB

**TIMING DIAGRAM**

**Transmit Side PCM/ADPCM Data Interface**




**Receive Side PCM/ADPCM Data Interface**




**Figure 3-1 PCM/ADPCM Data Interface (Continuous BCLK)**

**Transmit Side PCM/ADPCM Data Interface**



**Receive Side PCM/ADPCM Data Interface**



**Figure 3-2 PCM/ADPCM Data Interface (Burst Mode Clock)**

Serial Port Data Transfer for MCU Interface




Figure 4-1 Serial Control Port Interface (DIN = 12 bits)




Figure 4-2 Serial Control Port Interface (DIN = 16 bits)



## FUNCTIONAL DESCRIPTION

### Control Registers

(1) CR0 (Basic operating mode setting)

	B7	B6	B5	B4	B3	B2	B1	B0
CR0	—	—	PDN ALL	—	—	—	—	—
Initial Value	*	*	0	*	*	*	*	*

Note: Initial Value: Reset state by  $\overline{\text{PDN}}$  (\*: Don't care)

B7, B6, B4 to B0: Not used (These pins are used to test the device. They should be set to “0” during normal operation.)

B5: Power-down (entire system); 0/Power-on, 1/Power-down  
0 Red with the inverted external power-down signals.  
When using this data, set the  $\overline{\text{RDN}}$  pin to “1”.

(2) CR1 (ADPCM operating mode setting)

	B7	B6	B5	B4	B3	B2	B1	B0
CR1	TEST0	TEST1	TX RESET	RX RESET	TX MUTE	RX MUTE	—	RX PAD
Initial Value	0	0	0	0	0	0	*	0

B7, B6: It is Test Resister for LSI. It should be set to “0” during normal operation.

B5: ADPCM of transmit reset (specified by G.726); 1/Reset\*

B4: ADPCM of receive reset (specified by G.726); 1/Reset\*

B3: ADPCM transmit data mute; 1/Mute

B2: ADPCM receive data mute; 1/Mute

B1: Not used (This pin is used to test the device. It should be set to “0” during normal operation.

B0: Receive side PAD; 1/inserted in the receive side voice path, 12 dB loss  
0/no PAD

\* The reset width should be  $1/f_{\text{sample}}$   $\mu\text{s}$  or more.

The transmit and receive sides cannot be reset separately.

They must be reset at the same time.

(3) CR2 (PCM CODEC operating mode setting and transmit/receive gain adjustment)

	B7	B6	B5	B4	B3	B2	B1	B0
CR2	TX ON/OFF	TX GAIN2	TX GAIN1	TX GAIN0	RX ON/OFF	RX GAIN2	RX GAIN1	RX GAIN0
Initial Value	0	0	1	1	0	0	1	1

B7: Transmit PCM signal ON/OFF; 0/ON, 1/OFF

B6, B5, B4: Transmit signal gain adjustment, refer to Table 2.

B3: Receive PCM signal ON/OFF; 0/ON, 1/OFF

B2, B1, B0: Receive signal gain adjustment, refer to Table 2.

**Table 2 Transmit/Receive Gain Setting**

B6	B5	B4	Transmit Gain	B2	B1	B0	Receive Gain
0	0	0	-6 dB	0	0	0	-6 dB
0	0	1	-4 dB	0	0	1	-4 dB
0	1	0	-2 dB	0	1	0	-2 dB
0	1	1	0 dB	0	1	1	0 dB
1	0	0	+2 dB	1	0	0	+2 dB
1	0	1	+4 dB	1	0	1	+4 dB
1	1	0	+6 dB	1	1	0	+6 dB
1	1	1	+8 dB	1	1	1	+8 dB

(4) CR3 (Side tone gain setting)

	B7	B6	B5	B4	B3	B2	B1	B0
CR3	Side Tone GAIN2	Side Tone GAIN1	Side Tone GAIN0	—	—	—	TEST2	TEST3
Initial Value	0	0	0	*	*	*	0	0

B7, B6, B5: Side tone path gain setting. Refer to Table 3.


B4 to B2: Not used (These pins are used to test the device. They should be set to “0” during normal operation.)

**Table 3 Side Tone Pash Gain Setting**

B7	B6	B5	Side Tone Path Gain
0	0	0	OFF
0	0	1	-21 dB
0	1	0	-19 dB
0	1	1	-17 dB
1	0	0	-15 dB
1	0	1	-13 dB
1	1	0	-11 dB
1	1	1	-9 dB

B1,B0:It is Test Resister for LSI. It should be set to “0” during normal operation.


APPLICATION CIRCUIT



**APPLICATION INFORMATION**



**Burst Mode Clock**


This device can be operated by a burst mode clock (see below).



**Figure 5 Example of Burst Mode Clock**

**Relationship between SYNC and BCLK**





- (1): PCM data serial to parallel conversion output  
 (2): ADPCM data serial to parallel conversion output  
 A: (1) Data internal latch timing  
 B: (2) Data internal latch timing

**Figure 8**

In this device, internal operating timing is generated according to the SYNC signal (see Figure 8). Therefore, a data slip may occur in the following timing when the PCM and ADPCM data is input.

1. When the PCM signal (PCMSI) is captured  
 If  $T_S$ : PCM signal output (1) after serial/parallel conversion and A: internal latch timing in Figure 6 overlap, a data slip occurs.
2. When the ADPCM signal (IR) is captured  
 If  $T_r$ : ADPCM signal output (2) after serial/parallel conversion and B: internal latch timing in Figure 7 overlap, a data slip occurs.

The data slip occurs at the timing of 1 and 2 above. Therefore, taking internal clock jitters and IC internal delay into consideration, the timing of SYNC and BCLK signals should not be set up in the range of about  $1\ \mu\text{s}$  from the timing A and B.

REFERENCE DATA

Transmit Frequency Characteristics




Figure 9 Transmit Bandpass Filter Characteristic

Receive Frequency Characteristics





Figure 13 Receive Lowpass Filter Characteristic

PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



**NOTICE**

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Semiconductor



# Oki REGIONAL SALES OFFICES

---

## **Northwest Area**

785 N. Mary Avenue  
Sunnyvale, CA 94085  
Tel: 408/720-1900  
Fax: 408/720-8965

## **Northeast Area**

Shattuck Office Center  
138 River Road  
Andover, MA 01810  
Tel: 978/688-8687  
Fax: 978/688-8896

## **North Central Area**

1450 East American Lane  
Suite 1400  
Schaumburg, IL 60173  
Tel: 847/330-4494  
Fax: 847/330-4491

## **Southwest and South Central Area**

1902 Wright Place, Suite 200  
Carlsbad, CA 92008  
Tel: 760/918-5830  
Fax: 760/918-5505

## **Southeast Area**

4800 Whitesburg Drive # 30  
PMB 263  
Huntsville, AL 35802  
Tel: 256/468-7037

## **Oki Web Site:**

*<http://www.okisemi.com/us>*

**May 2004**

# **Oki Semiconductor**

## **Corporate Headquarters**

785 N. Mary Avenue  
Sunnyvale, CA 94085-2909  
Tel: 408/720-1900  
Fax: 408/720-1918