

Preliminary

### LINEAR INTEGRATED CIRCUIT

### PIR INFRARED REMOTE CONTROL CIRCUIT

#### DESCRIPTION


The M3000 is a passive infra-red controller using analog mixing digital design technique and is manufactured by CMOS process.

The M3000 needs only few external components in application circuit. It can be applied in controller of light, electric switching, burglar alarm, and so on.

#### FEATURES

\* Low Power CMOS Technology

- \* CMOS High Input Impedance Operational Amplifiers
- \* Bi-Directional Level Detector / Excellent noise Immunity
- \* Built-in Power up Disable & Output Pulse Control Logic
- \* Dual Mode : Retriggerable & Non-Retriggerable




#### ORDERING INFORMATION

Ordering Number	Package	Packing
M3000G-S16-R	SOP-16	Tape Reel

M3000 <u>G-S16</u> -R	(1) Decking Type	(1) R: Tape Reel
	(1) Packing Type	
	(2) Package Type	(2) S16: SOP-16
		(3) G: Halogen Free
	(3) Halogen Free	

#### ■ PIN CONFIGURATIONS




#### ■ PIN DESCRIPTIONS

PIN NO.	PIN NAME	I/O	PIN DESCRIPTION
1	А	I	Retriggerable & non-retriggerable mode select
2	V <sub>OUT</sub>	0	Detector output pin (active high)
3	RR1		Output pulse width control (Tx)
4	RC1		Output pulse width control (Tx)
5	RC2		Trigger inhibit control (Ti)
6	RR2		Trigger inhibit control (Ti)
7	V <sub>SS</sub>		Ground
8	VRF	1	RESET & voltage reference input
0	VKF	1	(normally high. Low=reset)
9	VC		Trigger disable input
9	vC	I	(VC>0.2Vdd=enable; VC<0.2Vdd=disable)
10	IB		Op-amp input bias current setting
11	V <sub>DD</sub>		Supply voltage
12	20UT	0	2 <sup>nd</sup> stage Op-amp output
13	2IN-	l	2 <sup>nd</sup> stage Op-amp inverting input
14	1IN+		1 <sup>st</sup> stage Op-amp non-inverting input
15	1IN-		1 <sup>st</sup> stage Op-amp inverting input
16	10UT	0	1 <sup>st</sup> stage Op-amp output



#### BLOCK DIAGRAM





#### ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT
DC Supply Voltage	V <sub>DD</sub>	-0.3~6.0	V
Input/ Output Voltage	V <sub>IN</sub> /V <sub>OUT</sub>	V <sub>SS</sub> -0.3~V <sub>DD</sub> +0.3	V
Max. Output Current (V <sub>DD</sub> =5.0V)	lout	10	mA
Operating Temperature	T <sub>OPR</sub>	-20~+70	°C
Storage Temperature	T <sub>STG</sub>	-40~+125	°C


### ■ DC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> =+25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
DC Supply Voltage	V <sub>DD</sub>			3		5	V
Average Supply Current	I <sub>DD</sub>	No Load	V <sub>DD</sub> =3V			50	μA
			V <sub>DD</sub> =5V			100	
Op-Amp Input Offset Voltage	V <sub>OS</sub>	V <sub>DD</sub> =5V			50	mV	
Op-Amp Input Offset Current	l <sub>os</sub>	V <sub>DD</sub> =5V				50	nA
Op-Amp Gain	Avo	V <sub>DD</sub> =5V, R <sub>L</sub> =1.5MΩ		60			dB
Op-Amp Common Mode Rejection Ration	CMRR	$V_{DD}$ =5V, R <sub>L</sub> =1.5M $\Omega$		60			dB
Op-Amp HIGH Level Output Voltage	$V_{\rm YH}$	$V_{DD}$ =5V, RL=500K $\Omega$ connect		4.25			V
Op-Amp LOW Level Output Voltage	V <sub>YL</sub>	to 1/2V <sub>DD</sub>				0.75	V
V <sub>C</sub> High Level Input Voltage	V <sub>RH</sub>	V <sub>RF</sub> =V <sub>DD</sub> =5V		1.1			V
V <sub>C</sub> Low Level Input Voltage	V <sub>RL</sub>					0.9	V
V <sub>OUT</sub> High Level Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> =5V, I <sub>OH</sub> =0.5mA		4			V
V <sub>OUT</sub> Low Level Output Voltage	V <sub>OL</sub>	V <sub>DD</sub> =5V, I <sub>OH</sub> =0.1mA				0.4	V
Pin A High Level Input Voltage	V <sub>AH</sub>	V <sub>DD</sub> =5V		3.5			V
Pin A Low Level Input Voltage	V <sub>AL</sub>	V <sub>DD</sub> =5V				1.5	V



#### FUNCTIONAL DESCRIPTIONS






**Re-Triggerable Waveform** 

Operational amplifier OP1 composed sensor signal pre-processing circuit. The amplified signal coupled to the operational amplifier OP2, and elevated DC level to VM (≈0.5VDD), The output signal V2 input to Bi-directional level detector(COP1&COP2), detected the effective signal Vs. As the VH≈0.7VDD, VL≈0.3VDD, while VDD=5V, it is immune to the ±1V noise interference and can improve system reliability.

COP3 is a condition comparator. When the input voltage Vc<VR(≈0.2VDD), COP3 output is low, it disabled the Vs transmission to State Control circuit; When Vc>VR, COP3 output is high, chip access to extension time period.

When pin A connect to "0", any change of V2 have been ignored until the end of Tx period, which called non-retriggerable mode. When the Tx period ended, Vo jump back to the low level, chip access to the lock period Ti. During the Ti period, any changes of V2 can not make Vo jumping to valid state (high level), it can inhibit a variety of interference when the load changed.



#### 2. Non-Retriggerable mode


#### Non-Retriggerable Waveform

During the time of Vc="0", A="0", signal Vs can not trigger Vo to a valid state; When Vc="1", A="1", Vs can repeatable trigger Vo to the valid state, and keep the state in Tx period.

In the Tx period, if Vs jump to "1", then Vo extend to an another Tx; if Vs keep "1" state, Vo maintains the valid state; if Vs keep "0 "state, after the period of Tx, Vo change to invalid state, and in the Ti time, any change of Vs can not trigger Vo to a valid state.



#### TYPICAL APPLICATIONS CIRCUIT



NOTE: R3 is a light dependent resistor which has low resistance under strong ambient light. This cause the detector to be operational only when the detection area is sufficient dark.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

