
# **AMMP-6231** 18 to 32 GHz GaAs Low Noise Amplifier


# **Data Sheet**



# Description

Avago Technologies AMMP-6231 is a high gain, low-noise amplifier that operates from 18 GHz to 32 GHz. It has a 3 dB noise figure, over 20 dB of gain and designed to be an easy-to-use drop-in with any surface mount PCB application. Popular applications include microwave radios, 802.16 and satellite VSAT or DBS receivers. The fully integrated microwave circuit eliminated the complex tuning and assembly processes typically required by hybrid (discrete-FET) amplifiers. The surface mount package allows elimination of "chip & wire" assembly for lower cost. The device has 50  $\Omega$  input and output match and is unconditionally stable. The MMIC has fully integrated input and output DC blocking capacitors and bias choke. The backside of the package is both RF and DC ground that simplifies the assembly process. It is fabricated in a PHEMT process to provide exceptional low noise and gain performance.

# **Pin Connections (Top View)**



Pin	Function
1	
2	Vdd
3	
4	RFout
5	
6	
7	
8	RFin

# Features

- 5x5 mm Surface Mount Package (5.0 x 5.0 x 1.25 mm)
- Integrated DC block and choke
- 50  $\Omega$  Input and Output Match
- Single Positive Supply Pin
- No Negative Gate Bias

## Specifications (Vd=3.0V, Idd=65mA)

- Broadband RF from 18 to 32 GHz
- High Gain of 20dB
- Low Gain Flatness: ± 1dB
- Typical Noise Figure of 2.8 dB
- Typical OIP3 of 19dBm

## **Applications**

- Microwave Radio systems
- Satellite VSAT, DBS Up/Down Link
- LMDS & Pt-Pt mmW Long Haul
- Broadband Wireless Access (including 802.16 and 802.20 WiMax)
- WLL and MMDS loops
- Commercial grade military



Note: These devices are ESD sensitive. The following precautions are strongly recommended. Ensure that an ESD approved carrier is used when units are transported from one destination to another. Personal grounding is to be worn at all times when handling these devices. The manufacturer assumes no responsibilities for ESD damage due to improper storage and handling of these devices.

### Absolute Maximum Ratings (1)

Sym	Parameters/Condition	Unit	Max
Vd	Drain to Ground Voltage	V	5.5
Id	Drain Current	mA	100
Pin	RF CW Input Power Max	dBm	10
Tch	Max channel temperature	С	+150
Tstg	Storage temperature	С	-65 +150
Tmax	Maximum Assembly Temp	С	260 for 20s

1. Operation in excess of any of these conditions may result in permanent damage to this device. The absolute maximum ratings for Vd, Id and Pin were determined at an ambient temperature of 25°C unless noted otherwise.

## DC Specifications/ Physical Properties (2, 3)

Sym	Parameter and Test Condition	Unit	Min	Тур	Мах
Idd	Drain Supply Current under any RF power drive and temp. $(V_{dd} = 3.0V)$	mA		65	90
Vdd	Drain Supply Voltage	V		3	5
θјс	Thermal Resistance <sup>(3)</sup>	C/W		27	

2. Ambient operational temperature TA=25°C unless noted

3. Channel-to-backside Thermal Resistance (Tchannel = 34°C) as measured using infrared microscopy. Thermal Resistance at backside temp. (Tb) = 25°C calculated from measured data.

# AMMP-6231 RF Specifications (4,5)


 $T_A$ = 25°C,  $V_{dd}$ =3.0 V,  $I_{dd}$ = 65 mA,  $Z_0$ =50  $\Omega$ 

Symbol	Parameters and Test Conditions	Units	Frequency	Minimum	Typical	Maximum
Gain	RF Small Signal Gain	dB	18	20.5	23	
NF	Noise Figure into 50 $\Omega$	dB	18		2.4	2.6
RLin	Input Return Loss	dB			-10	
RLout	Output Return Loss	dB			-13	
lso	Isolation	dB			45	
P <sub>-1dB</sub>	Output Power at 1dB Gain Compression	dBm			8	
OIP3	Output Third Order Intercept Point	dBm			19	

4. Specifications are derived from measurements in a 50 Ω test environment. Aspects of the amplifier performance may be improved over a narrower bandwidth by application of additional conjugate, linearity, or low noise (Gopt) matching.


5. All tested parameters guaranteed with measurement accuracy +/-0.5dB for NF and +/-1dB for gain.

### Typical Distribution of Conversion Gain and Output Power based on 1000 parts




Gain at 18GHz

2





AMMP-6231 Typical Performance [1], [2] (TA = 25°C, Vdd=3V, Idd=65mA, Zin = Zout = 50  $\Omega$  unless noted)








Figure 3. Input Return Loss





Figure 5. Output Return Loss










Figure 4. Output P-1dB and Output IP3



**Figure 6. Isolation** 

# AMMP-6231 Typical Performance (cont) <sup>[1], [2]</sup>

 $(TA = 25^{\circ}C, Vdd=3V, Idd=65mA, Zin = Zout = 50 \Omega unless noted)$ 








Figure 9. Gain over Temperature





Figure 8. Noise Figure over Vdd



3V

4V

5V

32

30

Figure 10. Noise Figure over Temperature

25

20

15

10

5

0

18

20

Figure 12. Output IP3 over Vdd

22

24

26

Frequency (GHz)

28

OIP3 (dBm)




Figure 11. Idd over Vdd

Note:

- 1. S-parameters are taken with the Evaluation Board as shown in Figure 14. Effects of board and connector are included in the graphs. Loss of board and connector are de-embeded from Gain data.
- 2. Noise Figure is measured with a 3-dB pad at the input of the device. Losses are de-embeded from the data shown in Figure 2, 8 and 10.

### AMMP-6231 Application and Usage




Figure 13. Application of AMMP-6231




Figure 14. Evaluation / Test Board (Available to qualified customer requests)

### **Biasing and Operation**

The AMMP-6231 is normally biased with a positive drain supply connected to the VDD pin through a 0.1 uF bypass capacitor as shown in Figure 13. The recommended drain supply voltage is 3V. It is important to have 0.1uF bypass capacitor, and the capacitor should be placed as close to the component as possible. Input and output ports are DC-blocked. Impedance matching at input and output ports are achieved on-chip, therefore, no extra external component is needed. Aspects of the amplifier performance may be improved over a narrower bandwidth by application of additional conjugate, linearity, or low noise (Gopt) matching No ground wires are needed because all ground connections are made with plated throughholes to the backside of the package. This part is only conditionally stable. There is a potential region of instability around 42GHz and particular care is needed with the source and load impedances presented to the part around this frequency to avoid oscillations, especially at low operating temperatures.

Refer the Absolute Maximum Ratings table for allowed DC and thermal condition




Figure 15. Simplified Die Schematic

### **Recommended SMT Attachment for 5x5 Package**

The AMMP Packaged Devices are compatible with high volume surface mount PCB assembly processes.

The PCB material and mounting pattern, as defined in the data sheet, optimizes RF performance and is strongly recommended. An electronic drawing of the land pattern is available upon request from Avago Sales & Application Engineering.





Figure 16a. Suggested PCB Land Pattern and Stencil Layout






Figure 16b. Stencil Outline Drawing (mm)


Figure 16c. Combined PCB and Stencil Layouts

### **Manual Assembly**

- Follow ESD precautions while handling packages.
- Handling should be along the edges with tweezers.
- Recommended attachment is conductive solder paste. Please see recommended solder reflow profile. Neither Conductive epoxy or hand soldering is recommended.
- Apply solder paste using a stencil printer or dot placement. The volume of solder paste will be dependent on PCB and component layout and should be controlled to ensure consistent mechanical and electrical performance.
- Follow solder paste and vendor's recommendations when developing a solder reflow profile. A standard profile will have a steady ramp up from room temperature to the pre-heat temp. to avoid damage due to thermal shock.
- Packages have been qualified to withstand a peak temperature of 260°C for 20 seconds. Verify that the profile will not expose device beyond these limits.


A properly designed solder screen or stencil is required to ensure optimum amount of solder paste is deposited onto the PCB pads. The recommended stencil layout is shown in Figure 16. The stencil has a solder paste deposition opening approximately 70% to 90% of the PCB pad. Reducing stencil opening can potentially generate more voids underneath. On the other hand, stencil openings larger than 100% will lead to excessive solder paste smear or bridging across the I/O pads. Considering the fact that solder paste thickness will directly affect the quality of the solder joint, a good choice is to use a laser cut stencil composed of 0.127mm (5 mils) thick stainless steel which is capable of producing the required fine stencil outline.

The most commonly used solder reflow method is accomplished in a belt furnace using convection heat transfer. The suggested reflow profile for automated reflow processes is shown in Figure 17. This profile is designed to ensure reliable finished joints. However, the profile indicated in Figure 1 will vary among different solder pastes from different manufacturers and is shown here for reference only.






### **Component Dimensions**



DIMENSIONS ARE IN INCHES (MM)


NOTES:

- 1. \* INDICATES PIN 1
- 2. DIMENSIONS ARE IN INCHES (MILLIMETERS)
- 3. ALL GROUNDS MUST BE SOLDERED TO PCB RF GROUND



DIMENSIONAL TOLERANCE FOR BACK VIEW: 0.002" (0.05 mm)

### **Carrier Tape and Pocket Dimensions**




NOTES:

1. A<sub>0</sub> AND B<sub>0</sub> MEASURED AT 0.3 mm ABOVE BASE OF POCKET.

2. 10 PITCHES CUMULATIVE TOLERANCE IS  $\pm$  0.2 mm.

3. DIMENSIONS ARE IN MILLIMETERS (mm).



### AMMP-6231 Part Number Ordering Information

Part Number	Devices Per Container	Container		
AMMP-6231-BLKG	10	Antistatic bag		
AMMP-6231-TR1G	100	7" Reel		
AMMP-6231-TR2G	500	7" Reel		

**Note:** No RF performance degradation is seen due to ESD upto 100 V HBM and 35 V MM. The DC characteristics in general show increased leakage at higher ESD discharge voltages. The user is reminded that this device is ESD sensitive and needs to be handled with all necessary ESD protocols.

For product information and a complete list of distributors, please go to our web site:

### www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Limited in the United States and other countries. Data subject to change. Copyright © 2007 Avago Technologies Limited. All rights reserved. Obsoletes AV01-0288EN AV02-0516EN - June 14, 2007

