

### **Features and Benefits**

- Customer programmable offset, sensitivity, sensitivity temperature coefficient, and polarity
- Programmability at end-of-line
- Ratiometric sensitivity, quiescent voltage output, and clamps for interfacing with application DAC
- Temperature-stable quiescent voltage output and sensitivity
- Precise recoverability after temperature cycling
- Output voltage clamps provide short circuit diagnostic capabilities
- Wide ambient temperature range: -40°C to 150°C
- Immune to mechanical stress
- Miniature package options

### **Packages**

3 pin surface mount SOT23-W (suffix LH)



(suffix UA)

3 pin ultramini SIP

Not to scale


## Description

New applications for linear output Hall effect sensors, such as displacement, angular position, and current measurement, require high accuracy in conjunction with small package size. The Allegro® A138x family of programmable linear Hall effect sensors was designed specifically to achieve both goals. These temperature-stable devices are available in a miniature surface mount package (SOT23-W) and an ultramini throughhole single-in-line package. The accuracy of these devices is enhanced via programmability on the output pin for end-of-line optimization without the added complexity and cost of a fully programmable device.

These ratiometric Hall effect sensors provide a voltage output that is proportional to the applied magnetic field. Both the quiescent voltage output and magnetic sensitivity are useradjustable. The quiescent voltage output can be set around 50% of the supply voltage, and the sensitivity adjusted between 2 mV/G and 9 mV/G over the device family. Programming selections also exist for output polarity and temperature compensation. The features of this linear family make it ideal for high accuracy requirements of automotive and industrial applications, and performance is guaranteed over an extended temperature range,  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ .

Continued on the next page...

## **Functional Block Diagram**



# A1381, A1382, A1383, and A1384

# Programmable Linear Hall Effect Sensors with Analog Output Available in a Miniature Thin Profile Surface Mount Package

### **Description (continued)**

Each BiCMOS monolithic circuit integrates a Hall element, temperature-compensating circuitry to reduce the intrinsic sensitivity drift of the Hall element, a small-signal high-gain amplifier, a clamped low-impedance output stage, and a proprietary dynamic

offset cancellation technique.

The A138x sensors are provided in a 3 pin ultramini single-in-line package (UA suffix), and a 3 pin surface mount SOT-23W package (LH suffix).

#### **Selection Guide**

Part Number	Packing*	Package T <sub>A</sub> (°C)		Internal Bandwidth (kHz)	Sensitivity Range (mV/G)	
A1381ELHLT-T	Tape and reel, 3000 pieces/reel	Surface mount	-40 to 85		·	
A1381EUA-T	Bulk bag, 500 pieces/bag	Through hole	-40 10 65	12	6.00 to 9.00	
A1381LLHLT-T	Tape and reel, 3000 pieces/reel	Surface mount	-40 to 150		0.00 10 9.00	
A1381LUA-T	Bulk bag, 500 pieces/bag	Through hole	<u>–4</u> 0 to 150			
A1382ELHLT-T	Tape and reel, 3000 pieces/reel	Surface mount	40 to 05			
A1382EUA-T	Bulk bag, 500 pieces/bag	Through hole	Through hole —40 to 85		4.00 to 6.25	
A1382LLHLT-T	Tape and reel, 3000 pieces/reel	Surface mount	-40 to 150	17	4.00 (0 6.25	
A1382LUA-T	Bulk bag, 500 pieces/bag	Through hole	<u>–4</u> 0 to 150			
A1383ELHLT-T	Tape and reel, 3000 pieces/reel	Surface mount	-40 to 85			
A1383EUA-T	Bulk bag, 500 pieces/bag	Through hole	<u>–40 t0 65</u>	21	2.75 to 4.25	
A1383LLHLT-T	Tape and reel, 3000 pieces/reel	Surface mount	-40 to 150	7 21	2.75 (0 4.25	
A1383LUA-T	Bulk bag, 500 pieces/bag	Through hole	<u>–4</u> 0 to 150			
A1384ELHLT-T	Tape and reel, 3000 pieces/reel	Surface mount	-40 to 85			
A1384EUA-T	Bulk bag, 500 pieces/bag	Through hole	<del>-4</del> 0 t0 65	27	2.00 to 3.00	
A1384LLHLT-T	Tape and reel, 3000 pieces/reel	Surface mount	-40 to 150	21	2.00 (0 3.00	
A1384LUA-T	Bulk bag, 500 pieces/bag	Through hole	<del>-4</del> 0 to 150			

<sup>\*</sup>Contact Allegro for additional packing options.


#### **Absolute Maximum Ratings**

Characteristic	Symbol	Notes	Rating	Units
Forward Supply Voltage	V <sub>CC</sub>		8	V
Reverse Supply Voltage	V <sub>RCC</sub>		-0.1	V
Forward Output Voltage	V <sub>OUT</sub>		28	V
Reverse Output Voltage	V <sub>ROUT</sub>		-0.1	V
Output Source Current	I <sub>OUT(SOURCE)</sub>	VOUT to GND	2	mA
Output Sink Current	I <sub>OUT(SINK)</sub>	VCC to VOUT	10	mA
Operating Ambient Temperature	т т	Range E	-40 to 85	°C
Operating Ambient Temperature	T <sub>A</sub>	Range L	-40 to 150	°C
Storage Temperature	T <sub>stg</sub>		-65 to 165	°C
Maximum Junction Temperature	T <sub>J</sub> (max)		165	°C



### Pin-out Diagrams





Number		Name	Description
LH	UA	Ivaille	Description
1	1	VCC	Input power supply; use bypass capacitor to connect to ground
3	2	GND	Ground
2	3	VOUT	Output signal; also used for programming



# A1381, A1382, A1383, and A1384

# Programmable Linear Hall Effect Sensors with Analog Output Available in a Miniature Thin Profile Surface Mount Package

**OPERATING CHARACTERISTICS**, valid over full operating temperature range,  $T_A$ ;  $C_{BYPASS}$ = 0.1  $\mu$ F,  $V_{CC}$  = 5 V, unless otherwise specified

Characteristic	Symbol		Test Conditions	Min.	Тур.	Max.	Units
ELECTRICAL CHARACTERISTI	CS						
Supply Voltage	$V_{CC}$			4.5	5.0	5.5	V
Supply Current	I <sub>cc</sub>	No load o	n VOUT	_	6.9	8	mA
		A1381	$T_A = 25$ °C, $C_{BYPASS} = open$ , $C_L$ (of test probe) = 10 pF, Sens = 7.5 mV/G	_	32	-	μs
Dower On Time1		A1382	$T_A = 25$ °C, $C_{BYPASS} = open$ , $C_L$ (of test probe) = 10 pF, Sens = 5.0 mV/G	_	27	-	μs
Power-On Time <sup>1</sup>	t <sub>PO</sub>	A1383	$T_A = 25$ °C, $C_{BYPASS} = open$ , $C_L$ (of test probe) = 10 pF, Sens = 3.125 mV/G	-	23	-	μs
		A1384	$T_A = 25$ °C, $C_{BYPASS} = open$ , $C_L$ (of test probe) = 10 pF, Sens = 2.5 mV/G	-	19	-	μs
Delay to Clamp <sup>1</sup>	t <sub>CLP</sub>	T <sub>A</sub> = 25°C	, C <sub>L</sub> = 10 nF	_	30	_	μs
Supply Zener Clamp Voltage	$V_Z$	T <sub>A</sub> = 25°C	, I <sub>CC</sub> = 11 mA	6	8.3	_	V
		A1381		-	12	_	kHz
Internal Bandwidth	D\A/	A1382	Small signal 2 dD	-	17	_	kHz
internal bandwidth	BW <sub>i</sub>	A1383	─ Small signal –3 dB		21	_	kHz
		A1384			27	_	kHz
Chopping Frequency <sup>2</sup>	f <sub>C</sub>	T <sub>A</sub> = 25°C		- 1	170	_	kHz
OUTPUT CHARACTERISTICS	_						
	V <sub>N(p-p)</sub>	A1381	T <sub>A</sub> =25°C; C <sub>L</sub> = 10 nF, Sens = 7.5 mV/G; no external filter	_	34	-	mV
		A1382	$T_A$ =25°C; $C_L$ = 10 nF, Sens = 5.0 mV/G; no external filter	-	27	-	mV
Noise (peak to peak)		A1383	T <sub>A</sub> =25°C; C <sub>L</sub> = 10 nF, Sens = 3.125 mV/G; no external filter	_	20	-	mV
		A1384	$T_A$ =25°C; $C_L$ = 10 nF, Sens = 2.5 mV/G; no external filter	-	18	-	mV
		A138x	$T_A$ =25°C; Sens = 2.5 mV/G; external 2 kHz low pass filter with R = 1.69 k $\Omega$ , C = 47 nF	-	4.7	-	mV
DC Output Resistance	R <sub>OUT</sub>			_	< 1	_	Ω
Output Load Resistance	В	VOUT to '	VCC	4.7	-	_	kΩ
Output Load Resistance	$R_L$	VOUT to GND		4.7	-	_	kΩ
Output Load Capacitance	C <sub>L</sub>	VOUT to GND		_	-	10	nF
Phase Shift <sup>3</sup>	ΔΦ	No load on VOUT, magnetic input signal frequency = 1 kHz, with 1 V <sub>(p-p)</sub> output signal		_	3	_	deg.
Output Voltage Clamp4	V <sub>CLP(HIGH)</sub>	$T_A = 25$ °C, B = 600 G, Sens = 5.0 mV/G, $R_L = 10 \text{ k}\Omega$ (VOUT to GND)		4.35	4.5	4.65	V
Output Voltage Clamp <sup>4</sup>	V <sub>CLP(LOW)</sub>	$T_A = 25$ °C, B = -600 G, Sens = 5.0 mV/G, R <sub>L</sub> = 10 k $\Omega$ (VCC to VOUT)		0.40	0.55	0.70	V
Output Slew Rate	SR	C <sub>L</sub> = 10 n	F	_	175	_	V/ms

Continued on the next page...



# A1381, A1382, A1383, and A1384

# Programmable Linear Hall Effect Sensors with Analog Output Available in a Miniature Thin Profile Surface Mount Package

**OPERATING CHARACTERISTICS (continued)**, valid over full operating temperature range,  $T_A$ ;  $C_{BYPASS}$ = 0.1  $\mu$ F,  $V_{CC}$  = 5 V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units	
PRE-PROGRAMMING TARGET <sup>5</sup>							
Pre-Programming Quiescent Voltage Output	V <sub>OUT(Q)init</sub>	B = 0 G, T <sub>A</sub> = 25°C	_	2.1	_	V	
		A1381	_	4.2	1	mV/G	
Pre-Programming Sensitivity	Sens <sub>init</sub>	A1382 T <sub>A</sub> = 25°C	_	2.9	-	mV/G	
1 16-1 Togramming Sensitivity	Serisinit	A1383		2.1	-	mV/G	
		A1384	_	1.4	-	mV/G	
Pre-Programming Sensitivity Temperature Coefficient <sup>6</sup>	TC <sub>Sensinit</sub>	T <sub>A</sub> = 150°C	-	-0.05	-	%/°C	
QUIESCENT VOLTAGE OUTPUT	PROGRAMM	NG	_				
Guaranteed Quiescent Voltage Output Range <sup>4,7</sup>	$V_{OUT(Q)}$	B = 0 G, T <sub>A</sub> = 25°C	2.3	_	2.6	V	
Quiescent Voltage Output Programming Bits			_	6	ı	bit	
Average Quiescent Voltage Output Step Size <sup>8,9</sup>	Step <sub>VOUT(Q)</sub>	T <sub>A</sub> = 25°C	8	11.5	15	mV	
Quiescent Voltage Output Programming Resolution <sup>10</sup>	Err <sub>PGVOUT(Q)</sub>	T <sub>A</sub> = 25°C	_	Step <sub>VOUT(Q)</sub> × ±0.5	ı	mV	
SENSITIVITY PROGRAMMING							
		A1381	6.00	-	9.00	mV/G	
Guaranteed Sensitivity Range <sup>4,11</sup>	Sens	A1382 T <sub>A</sub> = 25°C	4.00	_	6.25	mV/G	
Oddranieed Gensilivity Nange	OCHS	A1383	2.75	-	4.25	mV/G	
		A1384	2.00	-	3.00	mV/G	
Sensitivity Programming Bits			_	6	-	bit	
		A1381	90	110	130	μV/G	
Average Sensitivity Step Size <sup>8,9</sup>	Step <sub>SENS</sub>	$T_{A} = 25^{\circ}C$	55	75	95	μV/G	
The same of the sa	- 11 SENS	A1383	35	55	75	μV/G	
		A1384	28	35	42	μV/G	
Sensitivity Programming Resolution <sup>10</sup>	Err <sub>PGSENS</sub>	T <sub>A</sub> = 25°C	-	Step <sub>SENS</sub> × ±0.5	-	mV/G	
SENSITIVITY TC PROGRAMMIN	IG		,				
Guaranteed Sensitivity Temperature Coefficient Range <sup>6</sup>	TC <sub>Sens</sub>	T <sub>A</sub> = 150°C	0.00	_	0.095	%/°C	
Sensitivity Temperature Coefficient Programming Bits			_	3	ı	bit	
Average Sensitivity Temperature Coefficient Step Size <sup>6</sup>	Step <sub>TCSENS</sub>	T <sub>A</sub> = 150°C	_	0.03	ı	%/°C	
Sensitivity Temperature Coefficient Programming Resolution <sup>6</sup>	Err <sub>PGTCSENS</sub>	T <sub>A</sub> = 150°C	-	Step <sub>TCSENS</sub> x ±0.5	_	%/°C	
POLARITY PROGRAMMING							
Polarity Programming Bit12	POL		_	1	_	bit	
LOCK BIT PROGRAMMING							
Overall Programming Lock Bit	LOCK		_	1	_	bit	

Continued on the next page...



OPERATING CHARACTERISTICS (continued), valid over full operating temperature range, T<sub>A</sub>; C<sub>RVPASS</sub> = 0.1 µF, V<sub>CC</sub> = 5 V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
ERROR COMPONENTS						
Linearity Sensitivity Error	Lin <sub>ERR</sub>		_	±1.5	_	%
Symmetry Sensitivity Error	Sym <sub>ERR</sub>		-	±1.5	-	%
Ratiometry Quiescent Voltage Output Error <sup>13</sup>	Rat <sub>ERRVOUT(Q)</sub>		-	±1.5	_	%
Ratiometry Sensitivity Error <sup>13</sup>	Rat <sub>ERRSens</sub>		-	±1.5	_	%
Ratiometry Clamp Error <sup>14</sup>	Rat <sub>ERRCLP</sub>	T <sub>A</sub> = 25°C	_	±1.5	-	%
DRIFT CHARACTERISTICS						
	$\Delta V_{OUT(Q)}$	A1381	-	-	±60	mV
Quiescent Voltage Output Drift		A1382	_	-	±50	mV
Through Temperature Range		A1383 T <sub>A</sub> = 150°C	_	_	±40	mV
		A1384	_	_	±40	mV
Sensitivity Drift Through Temperature Range <sup>15</sup>	$\Delta Sens_TC$		_	±3	_	%
Sensitivity Drift Due to Package Hysteresis <sup>1</sup>	∆Sens <sub>PKG</sub>	T <sub>A</sub> = 25°C; after temperature cycling	_	±2	_	%

<sup>&</sup>lt;sup>1</sup>See Characteristic Definitions section.



 $<sup>^{2}</sup>$ f<sub>C</sub> varies up to approximately  $\pm$  20% over the full operating ambient temperature range,  $T_{\Delta}$ , and process.

<sup>&</sup>lt;sup>3</sup>Unit of measure (phase degrees) in reference to the magnetic input signal.

 $<sup>^4</sup>$ Sens,  $V_{OUT(Q)}$ ,  $V_{CLP(LOW)}$ , and  $V_{CLP(HIGH)}$  scale with  $V_{CC}$  due to ratiometry.

<sup>5</sup>Raw device characteristic values before any programming.

<sup>&</sup>lt;sup>6</sup>Programmed at 150°C and calculated relative to 25°C.

 $<sup>^{7}</sup>V_{OUT(Q)}$ (max) is the value available with all programming fuses blown (maximum programming code set). The  $V_{OUT(Q)}$  range is the total range from  $V_{OUT(Q)init}$  up to and including  $V_{OUT(Q)}$  (max). See Characteristic Definitions section.

<sup>8</sup>Step size is larger than required, in order to provide for manufacturing spread. See Characteristic Definitions section.

<sup>9</sup>Non-ideal behavior in the programming DAC can cause the step size at each significant bit rollover code to be greater than twice the maximum specified value of Step<sub>VOUT(Q)</sub>, Step<sub>SENS</sub>, or Step<sub>TCSENS</sub>.

<sup>&</sup>lt;sup>10</sup>Overall programming value accuracy. See Characteristic Definitions section.

<sup>&</sup>lt;sup>11</sup>Sens(max) is the value available with all programming fuses blown (maximum programming code set). Sens range is the total range from Sens<sub>init</sub> up to and including Sens(max). See Characteristic Definitions section.

<sup>&</sup>lt;sup>12</sup>Default polarity is for V<sub>OUT</sub> voltage to increase with a positive (south polarity) field applied to the branded face of the device.

<sup>&</sup>lt;sup>13</sup>Percent change from actual value at  $V_{CC}$  = 5 V, for a given temperature, over the guaranteed supply voltage operating range. <sup>14</sup>Percent change from actual value at  $V_{CC}$  = 5 V,  $T_A$  = 25°C, over the guaranteed supply voltage operating range.


<sup>&</sup>lt;sup>15</sup>Sensitivity drift from expected value at T<sub>A</sub> after programming TC<sub>SENS</sub>. See Characteristic Definitions section.

THERMAL CHARACTERISTICS may require derating at maximum conditions, see application information


Characteristic Symbol Test Conditions*		Value	Units	
Package Thermal Resistance	Package LH, 1-layer PCB with copper limited to solder pads		228	°C/W
	$R_{ heta JA}$	Package LH, 2-layer PCB with 0.463 in. <sup>2</sup> of copper area each side connected by thermal vias		°C/W
		Package UA, 1-layer PCB with copper limited to solder pads	165	°C/W

<sup>\*</sup>Additional thermal information available on Allegro website.

### **Power Derating Curve**




#### **Power Dissipation versus Ambient Temperature**






### Characteristic Definitions

**Power-On Time** When the supply is ramped to its operating voltage, the device requires a finite time to power its internal components before responding to an input magnetic field. Power-On Time, t<sub>PO</sub>, is defined as: the time it takes for the output voltage to settle within  $\pm 10\%$  of its steady state value under an applied magnetic field, after the power supply has reached its minimum specified operating voltage, V<sub>CC</sub>(min), as shown in the following chart.




**Delay to Clamp** A large magnetic input step may cause the clamp to overshoot its steady state value. The Delay to Clamp, t<sub>CLP</sub>, is defined as: the time it takes for the output voltage to settle within  $\pm 1\%$  of its steady state value, after initially passing through its steady state voltage, as shown in the following chart.



Quiescent Voltage Output In the quiescent state (no significant magnetic field: B = 0 G), the output,  $V_{OUT(Q)}$ , has a constant ratio to the supply voltage, V<sub>CC</sub>, throughout the entire operating ranges of  $V_{CC}$  and ambient temperature,  $T_A$ .

**Guaranteed Quiescent Voltage Output Range** The quiescent voltage output, V<sub>OUT(O)</sub>, can be programmed around its nominal value of 2.5 V, within the guaranteed quiescent voltage range limits: V<sub>OUT(O)</sub>(min) and V<sub>OUT(O)</sub>(max). The available guaranteed programming range for  $V_{\mbox{OUT}(\mbox{Q})}$  falls within the distributions of the initial, V<sub>OUT(Q)init</sub>, and the maximum programming code for setting V<sub>OUT(O)</sub>, as shown in the following diagram.



Average Quiescent Voltage Output Step Size The average quiescent voltage output step size for a single device is determined using the following calculation:

$$Step_{\text{VOUT(Q)}} = \frac{V_{\text{OUT(Q)maxcode}} - V_{\text{OUT(Q)init}}}{2^{n} - 1} \cdot \tag{1}$$

where:

*n* is the number of available programming bits in the trim

 $2^{n}-1$  is the value of the maximum programming code in the range, and

 $V_{OUT(O)maxcode}$  is the quiescent voltage output at code  $2^n-1$ .

Quiescent Voltage Output Programming Resolution The programming resolution for any device is half of its programming step size. Therefore, the typical programming resolution will be:

$$Err_{PGVOUT(Q)}(typ) = 0.5 \times Step_{VOUT(Q)}(typ)$$
 (2)

www.allegromicro.com



### **Quiescent Voltage Output Drift Through Temperature Range**

Due to internal component tolerances and thermal considerations, the quiescent voltage output,  $V_{OUT(Q)}$ , may drift from its nominal value over the operating ambient temperature, T<sub>A</sub>. For purposes of specification, the Quiescent Voltage Output Drift Through Temperature Range,  $\Delta V_{OUT(O)}$  (mV), is defined as:

$$\Delta V_{\text{OUT}(Q)} = V_{\text{OUT}(Q)(\text{TA})} - V_{\text{OUT}(Q)(25^{\circ}\text{C})} \quad . \tag{3}$$

**Sensitivity** The presence of a south polarity magnetic field, perpendicular to the branded surface of the package face, increases the output voltage from its quiescent value toward the supply voltage rail (assuming that the polarity bit, POL, is in its initial state of logic 0). The amount of the output voltage increase is proportional to the magnitude of the magnetic field applied. Conversely, the application of a north polarity field decreases the output voltage from its quiescent value. This proportionality is specified as the magnetic sensitivity, Sens (mV/G), of the device, and it is defined as:

$$Sens = \frac{V_{\text{OUT(BPOS)}} - V_{\text{OUT(BNEG)}}}{BPOS - BNEG} , \qquad (4)$$

where BPOS and BNEG are two magnetic fields with opposite polarities.

Guaranteed Sensitivity Range The magnetic sensitivity, Sens. can be programmed around its nominal value, 2.5 to 7.5 mV/G depending on device type, within the sensitivity range limits: Sens(min) and Sens(max). Refer to the Guaranteed Quiescent Voltage Output Range section for a conceptual explanation of how value distributions and ranges are related.

Average Sensitivity Step Size Refer to the Average Quiescent Voltage Output Step Size section for a conceptual explanation.

Sensitivity Programming Resolution Refer to the Quiescent Voltage Output Programming Resolution section for a conceptual explanation.

**Sensitivity Temperature Coefficient** Device sensitivity changes as temperature changes, with respect to its programmed sensitivity temperature coefficient, TC<sub>SENS</sub>. TC<sub>SENS</sub> is programmed at 150°C, and calculated relative to the nominal sensitivity program ming temperature of 25°C. TC<sub>SENS</sub> (%/°C) is defined as:

$$TC_{Sens} = \left(\frac{Sens_{T2} - Sens_{T1}}{Sens_{T1}} \times 100\%\right) \left(\frac{1}{T2 - TI}\right) , \qquad (5)$$

where T1 is the nominal Sens programming temperature of 25°C, and T2 is the TC<sub>SENS</sub> programming temperature of 150°C. The ideal value of Sens over the full ambient temperature range, Sens<sub>IDEAL(TA)</sub>, is defined as:

$$Sens_{IDEAL(TA)} = Sens_{T1} \left[ 100\% + TC_{SENS} \left( T_A - TI \right) \right]$$
 (6)

**Guaranteed Sensitivity Temperature Coefficient Range** The magnetic sensitivity temperature coefficient can be programmed within its limits: TC<sub>Sens</sub>(max) and TC<sub>Sens</sub>(min). Refer to the Guaranteed Quiescent Voltage Output Range section for a conceptual explanation of how value distributions and ranges are related.

Average Sensitivity Temperature Coefficient Step Size Refer to the Average Quiescent Voltage Output Step Size section for a conceptual explanation.

Sensitivity Temperature Coefficient Programming Resolution Refer to the Quiescent Voltage Output Programming Resolution section for a conceptual explanation.

Sensitivity Drift Through Temperature Range Second order sensitivity temperature coefficient effects cause the magnetic sensitivity, Sens, to drift from its ideal value over the operating ambient temperature range, T<sub>A</sub>. For purposes of specification, the sensitivity drift through temperature range,  $\Delta Sens_{TC}$ , is defined as:

$$\Delta Sens_{TC} = \frac{Sens_{TA} - Sens_{IDEAL(TA)}}{Sens_{IDEAL(TA)}} \times 100\% \quad . \tag{7}$$

Sensitivity Drift Due to Package Hysteresis Package stress and relaxation can cause the device sensitivity at  $T_A = 25$ °C to change during and after temperature cycling.



For purposes of specification, the sensitivity drift due to package hysteresis,  $\Delta Sens_{PKG}$ , is defined as:

$$\Delta Sens_{PKG} = \frac{Sens_{(25^{\circ}C)2} - Sens_{(25^{\circ}C)1}}{Sens_{(25^{\circ}C)1}} \times 100\% , \qquad (8)$$

where  $Sens_{(25^{\circ}C)1}$  is the programmed value of sensitivity at  $T_A = 25^{\circ}C$ , and  $Sens_{(25^{\circ}C)2}$  is the value of sensitivity at  $T_A = 25^{\circ}C$ , after temperature cycling  $T_A$  up to 150°C, down to –40°C, and back to up 25°C.

Linearity Sensitivity Error The 138x family is designed to provide a linear output in response to a ramping applied magnetic field. Consider two magnetic fields, B1 and B2. Ideally, the sensitivity of a device is the same for both fields, for a given supply voltage and temperature. Linearity error is present when there is a difference between the sensitivities measured at B1 and B2.

Linearity Error is calculated separately for the positive ( $Lin_{ERRPOS}$ ) and negative ( $Lin_{ERRNEG}$ ) applied magnetic fields. Linearity error (%) is measured and defined as:

$$Lin_{\text{ERRPOS}} = \left(1 - \frac{Sens_{\text{BPOS}2}}{Sens_{\text{BPOS}1}}\right) \times 100\% ,$$

$$Lin_{\text{ERRNEG}} = \left(1 - \frac{Sens_{\text{BNEG}2}}{Sens_{\text{BNEG}1}}\right) \times 100\% , \qquad (9)$$

where:

$$Sens_{Bx} = \frac{|V_{OUT(Bx)} - V_{OUT(Q)}|}{B_{x}} , \qquad (10)$$

and  $B_{POSx}$  and  $B_{NEGx}$  are positive and negative magnetic fields, with respect to the quiescent voltage output such that  $|B_{POS2}| > |B_{POS1}|$  and  $|B_{NEG2}| > |B_{NEG1}|$ . Then:

$$Lin_{\text{ERR}} = \max(|Lin_{\text{ERRPOS}}|, |Lin_{\text{ERRNEG}}|)$$
 . (11)

**Symmetry Sensitivity Error** The magnetic sensitivity of an A138x device is constant for any two applied magnetic fields of equal magnitude and opposite polarities.

Symmetry error, Sym<sub>ERR</sub> (%), is measured and defined as:

$$Sym_{ERR} = \left(1 - \frac{Sens_{BPOS}}{Sens_{BNEG}}\right) \times 100\% \quad , \tag{12}$$

where  $Sens_{Bx}$  is as defined in equation 10, and  $B_{POS}$  and  $B_{NEG}$  are positive and negative magnetic fields such that  $|B_{POS}| = |B_{NEG}|$ .

Ratiometry Error The A138x devices feature ratiometric output. This means that the quiescent voltage output,  $V_{OUT(Q)}$ , magnetic sensitivity, Sens, and clamp voltage,  $V_{CLP(HIGH)}$  and  $V_{CLP(LOW)}$ , are proportional to the supply voltage,  $V_{CC}$ . In other words, when the supply voltage increases or decreases by a certain percentage, each characteristic also increases or decreases by the same percentage. Error is the difference between the measured change in the supply voltage relative to 5 V, and the measured change in each characteristic.

The ratiometric error in quiescent voltage output,  $Rat_{ERRVOUT(Q)}$  (%), for a given supply voltage,  $V_{CC}$ , is defined as:

$$Rat_{\text{ERRVOUT(Q)}} = \left(1 - \frac{V_{\text{OUT(Q)(VCC)}} / V_{\text{OUT(Q)(5V)}}}{V_{\text{CC}} / 5 \text{ V}}\right) \times 100\% \cdot (13)$$

The ratiometric error in magnetic sensitivity,  $Rat_{ERRSens}$  (%), for a given supply voltage,  $V_{CC}$ , is defined as:

$$Rat_{\text{ERRSens}} = \left(1 - \frac{Sens_{(\text{VCC})} / Sens_{(5\text{V})}}{V_{\text{CC}} / 5\text{ V}}\right) \times 100\% \quad . \quad (14)$$


The ratiometric error in the clamp voltages,  $Rat_{ERRCLP}$  (%), for a given supply voltage,  $V_{CC}$ , is defined as:

$$Rat_{\text{ERRCLP}} = \left(1 - \frac{V_{\text{CLP(VCC)}} / V_{\text{CLP(5V)}}}{V_{\text{CC}} / 5 \text{ V}}\right) \times 100\% \quad . \tag{15}$$

where  $V_{CLP}$  is either  $V_{CLP(HIGH)}$  or  $V_{CLP(LOW)}$ .




## Typical Application Drawing



## Chopper Stabilization Technique

When using Hall-effect technology, a limiting factor for switchpoint accuracy is the small signal voltage developed across the Hall element. This voltage is disproportionally small relative to the offset that can be produced at the output of the Hall sensor. This makes it difficult to process the signal while maintaining an accurate, reliable output over the specified operating temperature and voltage ranges. Chopper stabilization is a unique approach used to minimize Hall offset on the chip. The patented Allegro technique, namely Dynamic Quadrature Offset Cancellation, removes key sources of the output drift induced by thermal and mechanical stresses. This offset reduction technique is based on a signal modulation-demodulation process. The undesired offset signal is separated from the magnetic field-induced signal in the frequency domain, through modulation. The subsequent demodulation acts as a modulation process for the offset, causing the magnetic field-induced signal to recover its original spectrum at

base band, while the DC offset becomes a high-frequency signal. The magnetic-sourced signal then can pass through a low-pass filter, while the modulated DC offset is suppressed. The chopper stabilization technique uses a 170 kHz high frequency clock. For the demodulation process, a sample and hold technique is used, where the sampling is performed at twice the chopper frequency (340 kHz). This high-frequency operation allows a greater sampling rate, which results in higher accuracy and faster signalprocessing capability. This approach desensitizes the chip to the effects of thermal and mechanical stresses, and produces devices that have extremely stable quiescent Hall output voltages and Precise recoverability after temperature cycling. This technique is made possible through the use of a BiCMOS process, which allows the use of low-offset, low-noise amplifiers in combination with high-density logic integration and sample-and-hold circuits.



Concept of Chopper Stabilization Technique



## **Programming Guidelines**

#### Overview

Programming is accomplished by sending a series of input voltage pulses serially through the VOUT pin of the device. A unique combination of different voltage level pulses controls the internal programming logic of the device to select a desired programmable parameter and change its value. There are two programming pulses, referred to as a *high* voltage pulse,  $V_{PH}$ , consisting of a  $V_{P(LOW)} - V_{P(HIGH)} - V_{P(LOW)}$  sequence and a *mid* voltage pulse,  $V_{PM}$ , consisting of a  $V_{P(LOW)} - V_{P(MID)} - V_{P(LOW)}$  sequence.

The 138x features Try mode, Blow mode, and Lock mode:

- In Try mode, the value of a single programmable parameter may be set and measured. The parameter value is stored temporarily, and resets after cycling the supply voltage. Note that other parameters cannot be accessed simultaneously in this mode.
- In Blow mode, the value of a single programmable parameter may be permanently set by blowing solid-state fuses internal to the device. Additional parameters may be blown sequentially.
- In Lock mode, a device-level fuse is blown, blocking the further programming of all parameters.

The programming sequence is designed to help prevent the device from being programmed accidentally; for example, as a result of noise on the supply line.

Although any programmable variable power supply can be used to generate the pulse waveforms, Allegro highly recommends using the Allegro Sensor Evaluation Kit, available on the Allegro Web site On-line Store. The manual for that kit is available for download free of charge, and provides additional information on programming these devices.

### **Definition of Terms**

**Register.** The section of the programming logic that controls the choice of programmable modes and parameters.

**Bit Field.** The internal fuses unique to each register, represented as a binary number. Incrementing the bit field of a particular register causes its programmable parameter to change, based on the internal programming logic.

**Key**. A series of  $V_{PM}$  voltage pulses used to select a register, with a value expressed as the decimal equivalent of the binary value. The LSB of a register is denoted as key 1, or bit 0.

**Code**. The number used to identify the combination of fuses activated in a bit field, expressed as the decimal equivalent of the binary value. The LSB of a bit field is denoted as code 1, or bit 0.

**Addressing.** Incrementing the bit field code of a selected register by serially applying a pulse train through the VOUT pin of the device. Each parameter can be measured during the addressing process, but the internal fuses must be blown before the programming code (and parameter value) becomes permanent.

**Fuse Blowing.** Applying a  $V_{PH}$  voltage pulse of sufficient duration at the  $V_{P(HIGH)}$  level to permanently set an addressed bit by blowing a fuse internal to the device. Once a bit (fuse) has been blown, it cannot be reset.

**Blow Pulse.** A  $V_{PH}$  voltage pulse of sufficient duration at the  $V_{P(HIGH)}$  level to blow the addressed fuse.

**Cycling the Supply.** Powering-down, and then powering-up the supply voltage. Cycling the supply is used to clear the programming settings in Try mode.

#### Programming Pulse Requirements, Protocol at $T_A = 25^{\circ}C$

Characteristic	Symbol	Notes	Min.	Тур.	Max.	Units
	$V_{P(LOW)}$			-	5.5	V
Programming Voltage	$V_{P(MID)}$	Measured at the VOUT pin.	14	15	16	V
	$V_{P(HIGH)}$		26	27	28	V
Programming Current	l <sub>P</sub>	Minimum supply current required to ensure proper fuse blowing. In addition, a minimum capacitance, $C_{BLOW}$ = 0.1 $\mu$ F, must be connected between the VOUT and GND pins during programming to provide the current necessary for fuse blowing.		1	-	mA
	t <sub>OFF(HIGH)</sub>	Duration at V <sub>P(LOW)</sub> level following a V <sub>P(HIGH)</sub> level.	30	1	-	μs
	t <sub>OFF(MID)</sub>	Duration at V <sub>P(LOW)</sub> level following a V <sub>P(MID)</sub> level.	5	-	-	μs
Pulse Width	t <sub>ACTIVE(HIGH)</sub>	Duration of $V_{P(HIGH)}$ level for $V_{PH}$ pulses during key/code selection.	30	-	-	μs
	t <sub>ACTIVE(MID)</sub>	Duration of V <sub>P(MID)</sub> level for V <sub>PH</sub> pulses during key/code selection.	15	-	-	μs
	t <sub>BLOW</sub>	Duration at V <sub>P(HIGH)</sub> level for fuse blowing.	30	1	-	μs
Pulse Rise Time	t <sub>Pr</sub>	Rise time required for transitions from $V_{P(LOW)}$ to either $V_{P(MID)}$ or $V_{P(HIGH)}$ .	1	-	100	μs
Pulse Fall Time	t <sub>Pf</sub>	Fall time required for transitions from $V_{P(HIGH)}$ to either $V_{P(MID)}$ to $V_{P(LOW)}$ .	1	-	100	μs



## Programming Procedures

#### **Parameter Selection**

Each programmable parameter can be accessed through a specific register. To select a register, a sequence of voltage pulses consisting of a  $V_{PH}$  pulse, a series of  $V_{PM}$  pulses, and a  $V_{PH}$  pulse (with no V<sub>CC</sub> supply interruptions) must be applied serially to the VOUT pin. The number of V<sub>PM</sub> pulses is called the key, and uniquely identifies each register. The pulse train used for selection of the first register, key 1, is shown in figure 1.




Figure 1. Parameter selection pulse train. This shows the sequence for selecting the register corresponding to key 1, indicated by a single V<sub>PM</sub>




Figure 2. Bit field addressing pulse train. Addressing the bit field by incrementing the code causes the programmable parameter value to change. The number of bits available for a given programming code, n, varies among parameters; for example, the bit field for  $V_{OUT(Q)}$  has 6 bits available, which allows 63 separate codes to be used.

The A138x has three registers that select among the five programmable parameters:

- Register 1: Quiescent voltage output, V<sub>OUT(O)</sub>
- Register 2: Sensitivity, Sens
- Register 3: Sensitivity temperature coefficient, TC<sub>Sens</sub> Polarity, POL Overall device locking, LOCK

### Bit Field Addressing

After a programmable parameter has been selected, a V<sub>PH</sub> pulse transitions the programming logic into the bit field addressing state. Applying a series of V<sub>PM</sub> pulses to the VOUT pin of the device, as shown in figure 2, increments the bit field of the selected parameter.

When addressing the bit field, the number of V<sub>PM</sub> pulses is represented by a decimal number called a *code*. Addressing activates the corresponding fuse locations in the given bit field by incrementing the binary value of an internal DAC. The value of the bit field (and code) increments by one with the falling edge of each V<sub>PM</sub> pulse, up to the maximum possible code (see the Programming Logic table). As the value of the bit field code increases, the value of the programmable parameter changes.

Measurements can be taken after each pulse to determine if the desired result for the programmable parameter has been reached. Cycling the supply voltage resets all the locations in the bit field that have unblown fuses to their initial states.

#### Fuse Blowing

After the required code is found for a given parameter, its value can be set permanently by blowing individual fuses in the appropriate register bit field. Blowing is accomplished by applying a V<sub>PH</sub> pulse, called a *blow pulse*, of sufficient duration at the V<sub>P(HIGH)</sub> level to permanently set an addressed bit by blowing a fuse internal to the device. Due to power requirements, the fuse for each bit in the bit field must be blown individually. To accomplish this, the code representing the desired parameter value must be translated to a binary number. For example, as shown



in figure 3, decimal code 5 is equivalent to the binary number 101. Therefore bit 2 (code 4) must be addressed and blown, the device power supply cycled, and then bit 0 (code 1) addressed and blown. An appropriate sequence for blowing code 5 is shown in figure 4. The order of blowing bits, however, is not important. Blowing bit 0 first, and then bit 2 is acceptable.

Note: After blowing, the programming is not reversible, even after cycling the supply power. Although a register bit field fuse cannot be reset after it is blown, additional bits within the same register can be blown at any time until the device is locked. For example, if bit 1 (binary 10) has been blown, it is still possible to blow bit 0. The end result would be binary 11 (decimal code 3).




Figure 3. Example of code 5 broken into its binary components, which are code 4 and code 1.

### Locking the Device

After the desired code for each parameter is programmed, the device can be locked to prevent further programming of any parameters.

#### Additional Guidelines

The additional guidelines in this section should be followed to ensure the proper behavior of these devices:

- A 0.1 μF blowing capacitor, C<sub>BLOW</sub>, must be mounted between the VOUT pin and the GND pin during programming, to ensure enough current is available to blow fuses.
- The C<sub>BLOW</sub> blowing capacitor must be replaced in the final application with a suitable C<sub>L</sub>. (The maximum load capacitance is 10 nF for proper operation.)
- The power supply used for programming must be capable of delivering at least 26 V and 300 mA.
- Be careful to observe the t<sub>LOW</sub> delay time before powering down the device after blowing each bit.
- The following programming order is recommended:
  - 1. POL
  - 2. TC<sub>SENS</sub>
  - 3. Sens
  - 4. V<sub>OUT(O)</sub>
  - 5. LOCK (only after all other parameters have been programmed and validated, because this prevents any further programming of the device)




Figure 4. Example of programming pulses applied to the VOUT pin that result in permanent parameter settings. In this example, the register corresponding to key 1 is selected and code 5 is addressed and blown.



## Programming Modes

## Try Mode

Try mode allows a single programmable parameter to be tested without permanently setting its value. Multiple parameters cannot be tested simultaneously in this mode. After powering the VCC supply, select the desired parameter register and address its bit field. When addressing the bit field, each V<sub>PM</sub> pulse increments the value of the parameter register, up to the maximum possible code (see Programming Logic table). The addressed parameter value remains stored in the device even after the programming drive voltage is removed from the VOUT pin, allowing the value to be measured. Note that for accurate time measurements, the blow capacitor, C<sub>BLOW</sub>, should be removed during output voltage measurement.

It is not possible to decrement the value of the register without resetting the parameter bit field. To reset the bit field, and thus the value of the programmable parameter, cycle the supply  $(V_{CC})$  voltage.

### **Blow Mode**


After the required value of the programmable parameter is found using Try mode, its corresponding code should be blown to make its value permanent. To do this, select the required parameter register, and address and blow each required bit separately (as described in the Fuse Blowing section). The supply must be cycled between blowing each bit of a given code. After a bit is blown, cycling the supply will not reset its value.

#### Lock Mode

To lock the device, address the LOCK bit and apply a blow pulse with C<sub>BLOW</sub> in place. After locking the device, no future programming of any parameter is possible.



## **Programming State Machine**



**Initial State** After system power-up, the programming logic is reset to a known state. This is referred to as the Initial state. All the bit field locations that have intact fuses are set to logic 0. While in the Initial state, any V<sub>PM</sub> pulses on the VOUT pin are ignored. To enter the Parameter Selection state, apply one V<sub>PH</sub> pulse on the VOUT pin.

**Parameter Selection State** This state allows the selection of the parameter register containing the bit fields to be programmed. To select a parameter register, increment through the keys by applying V<sub>PM</sub> pulses on the VOUT pin. Register keys select among the following programming parameters:

- 1 pulse Sens
- 2 pulses V<sub>OUT(Q)</sub>
- 3 pulses TC<sub>SENS</sub>, POL, and LOCK

To enter the Bit Field Addressing state, apply one V<sub>PH</sub> pulse on the VOUT pin.

Bit Field Addressing State This state allows the selection of the individual bit fields to be programmed in the selected parameter register (see Programming Logic table). To leave this state, either cycle device power or blow the fuses for the selected code. Note that merely addressing the bit field does not permanently set the value of the selected programming parameter; fuses must be blown to do so.

**Fuse Blowing State** To blow an addressed bit field, apply a V<sub>PH</sub> pulse on the VOUT pin. Power to the device should then be cycled before additional programming is attempted. Note: Each bit representing a decimal code must be blown individually (see the Fuse Blowing section).




## **Programming Logic Table**


Programmable	Bit Field	d Address					
Parameter (Register Key)	Binary Format [MSB → LSB]	Decimal Equivalent Code	Description				
Sens	000000	0	Initial value (Sens <sub>init</sub> )				
(1)	111111	63	Maximum value of sensitivity (Sens) in range				
V	000000	0	Initial value (V <sub>OUT(Q)init</sub> )				
V <sub>OUT(Q)</sub> (2)	111111	63	Maximum value of quiescent voltage output $(V_{OUT(Q)})$ in range; B = 0 G				
	000000	0	Initial value of sensitivity temperature coefficient range (TC <sub>Sensinit</sub> )				
TC POLLOCK	000111	7	Maximum value of sensitivity temperature coefficient (TC <sub>Sens</sub> ) in range				
TC <sub>SENS</sub> , POL, LOCK (3)	001000	8	POL bit, switches polarity (causes V <sub>OUT</sub> to increase with a negative [north polarity] field applied to the branded face of the device)				
	010000	16	LOCK bit, enables permanent locking of all programming bit fields in the device				



## Package LH, 3 Pin; (SOT-23W)




## Package UA, 3-Pin SIP



Package UA, Matrix Leadframe

All dimensions nominal, not for tooling use Dimensions in millimeters Exact case and lead configuration at supplier discretion within limits shown



Package UA, Conventional Leadframe

Active Area Depth, 0.50 mm

▲ Gate and tie bar burr area (for conventional leadframe, gate burr only)

A Hall element, not to scale

Note: Matrix configuration not available for A1381, A1382, and A1383 variants.

Copyright ©2008, Allegro MicroSystems, Inc.

The products described herein are manufactured under one or more of the following U.S. patents: 5,045,920; 5,264,783; 5,442,283; 5,389,889; 5,581,179; 5,517,112; 5,619,137; 5,621,319; 5,650,719; 5,686,894; 5,694,038; 5,729,130; 5,917,320; and other patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

