



SANYO Semiconductors

DATA SHEET

LB11695M

Monolithic Digital IC
— Direct PWM Drive Brushless Motor Predriver
IC for Hot Water Heaters and Air Conditioners

Overview

The LB11695M is a direct PWM drive predriver IC designed for three-phase power brushless motors. A motor driver circuit with the desired output power (voltage and current) can be implemented by adding discrete transistors in the output circuits. This device is optimal for driving all types of large-scale motors such as those used in air conditioners and on-demand water heaters.

Functions and features

- Three-phase bipolar drive
- Direct PWM drive
- Built-in forward/reverse switching circuit
- Many protection circuits including current limiter circuit, undervoltage protection circuit, constraint protection circuit, and thermal protection circuit
- Supports control by command voltage or PWM duty input.
- Four types of Hall signal pulse outputs

Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage 1	$V_{CC1 \text{ max}}$	$V_{CC1 \text{ pin}}$	14.5	V
Maximum supply voltage 2	$V15 \text{ max}$	$V15 \text{ pin}$	20	V
Maximum output current	$I_O \text{ max}$	UL, VL, WL, UH, VH, and WH pins	40	mA
RF pin applied voltage	$V_{RF \text{ max}}$		4	V
LVS pin applied voltage	$V_{LVS \text{ max}}$		20	V
TOC pin applied voltage	$V_{TOC \text{ max}}$		VREG	V
VCTL pin applied voltage	$V_{CTL \text{ max}}$		14.5	V
Allowable power dissipation	$P_d \text{ max}$	Independent IC	0.9	W
Operating temperature	T_{opr}		-20 to +100	$^\circ\text{C}$
Storage temperature	T_{stg}		-55 to +150	$^\circ\text{C}$

■ Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.

■ SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

D1306 SY IM B8-7320 No.7948-1/17

LB11695M

Allowable Operating Ranges at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range 1-1	V_{CC1-1}	V_{CC1} pin	8 to 13.5	V
Supply voltage range 1-2	V_{CC1-2}	V_{CC1} pin, when V_{CC} and V_{REG} are shorted	4.5 to 5.5	V
Supply voltage range 2	V_{15}	V_{15} pin	13.5 to 19	V
Output current	I_O	UL, VL, WL, UH, VH, and WH pins	30	mA
12 V constant voltage output current	I_{12REG}		-50	mA
5 V constant voltage output current	I_{REG}		-20	mA
HP pin applied voltage	V_{HP}		0 to 13.5	V
HP pin output current	I_{HP}		0 to 10	mA

Electrical Characteristics at $T_a = 25^\circ\text{C}$, $V_{CC1} = 12\text{ V}$, $V_{CC2} = V_{REG}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Current drain 1	I_{CC1}			15	20	mA
Current drain 2	I_{CC2}	Stop mode		2.5	4	mA
[Output Block]						
Output voltage 1-1	V_{OUT1-1}	Low level, $I_O = 400\ \mu\text{A}$		0.1	0.3	V
Output voltage 1-2	V_{OUT1-2}	Low level, $I_O = 10\ \text{mA}$		0.8	1.1	V
Output voltage 2	V_{OUT2}	High level, $I_O = -20\ \text{mA}$	$V_{CC1-1.1}$	$V_{CC1-0.9}$		V
Temperature coefficient 1-1	ΔV_{OUT1-1}	Design target value* Low level, $I_O = 400\ \mu\text{A}$		0.2		mV/ $^\circ\text{C}$
Temperature coefficient 1-2	ΔV_{OUT1-2}	Design target value* Low level, $I_O = 10\ \text{mA}$		-1.5		mV/ $^\circ\text{C}$
Temperature coefficient 2	ΔV_{OUT2}	Design target value* High level, $I_O = -20\ \text{mA}$		1.5		mV/ $^\circ\text{C}$
[12V Constant Voltage Output (12REG pin)]						
Output voltage	V_{12REG}	$V_{15}=15\text{V}$, $I_O=-30\text{mA}$	11.7	12.1	12.6	V
Line regulation	ΔV_{12REG1}	$V_{15}=13.5$ to 19V , $I_O=-30\text{mA}$		150	300	mV
Load regulation	ΔV_{12REG2}	$I_O=-5$ to -45mA , $V_{15}=15\text{V}$		100	200	mV
Temperature coefficient	ΔV_{12REG3}	Design target value*		2		mV/ $^\circ\text{C}$
[5V Constant Voltage Output (VREG pin)]						
Output voltage	V_{REG}		4.7	5.0	5.3	V
Line regulation	ΔV_{REG1}	$V_{CC}=8$ to 13.5V		40	100	mV
Load regulation	ΔV_{REG2}	$I_O=-5$ to -20mA		5	30	mV
Temperature coefficient	ΔV_{REG3}	Design target value*		0		mV/ $^\circ\text{C}$
[Hall Amplifier Block]						
Input bias current	$I_{HB(HA)}$		-2	-0.5		μA
Common-mode input voltage range 1	V_{ICM1}	When a Hall effect device is used	0.5		$V_{CC1-2.0}$	V
Common-mode input voltage range 2	V_{ICM2}	Single-sided input bias mode (when a Hall IC is used)	0		V_{CC1}	V
Hall Input Sensitivity			50			mVp-p
Hysteresis	$\Delta V_{IN(HA)}$		20	30	50	mV
Input voltage low→high	$V_{SLH(HA)}$		5	15	25	mV
Input voltage high→low	$V_{SHL(HA)}$		-25	-15	-5	mV
[VCTL Pin]						
Input voltage 1	V_{CTL1}	Output duty: 0%	1.60	2.10	2.55	V
Input voltage 2	V_{CTL2}	Output duty: 80%	4.05	4.75	5.60	V
Maximum output duty	H_{DUTY}	$V_{CTL}=6.5\text{V}$, $f_{PWM}=15\text{kHz}$ to 50kHz	85		96	%
Input bias current 1	$I_{B1(CTL)}$	$V_{CTL}=0\text{V}$	-95	-70		μA
Input bias current 2	$I_{B2(CTL)}$	$V_{CTL}=6.5\text{V}$		100	135	μA

*: Design target value and no measurement was made.

Continued on next page.

LB11695M

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
[PWM Oscillator (PWM pin)]						
High-level output voltage	$V_{OH}(PWM)$		2.75	3.0	3.25	V
Low-level output voltage	$V_{OL}(PWM)$		1.0	1.2	1.3	V
External capacitor charge current	ICHG	VPWM=2.1V	-60	-45	-30	μA
Oscillator frequency	f(PWM)	C=1000pF	17.6	22	26.8	kHz
Amplitude	V(PWM)		1.6	1.8	2.1	Vp-p
[TOC pin]						
Clamp voltage	VCL(TOC)	VCTL=6.5V	1.09	1.24	1.39	V
[HP pin]						
Output saturation voltage	VHPL	$I_O=7mA$		0.15	0.5	V
Output leakage current	IHPleak	$V_O=13.5V$			10	μA
[CSD Oscillator (CSD pin)]						
High-level output voltage	$V_{OH}(CSD)$		3.2	3.6	4.0	V
Low-level output voltage	$V_{OL}(CSD)$		0.9	1.1	1.3	V
External capacitor charge current	ICHG1		-14	-10	-6	μA
External capacitor discharge current	ICHG2		7	11	15	μA
Oscillator frequency	f(CSD)	C=0.01 μF		200		Hz
Amplitude	V(CSD)		2.2	2.5	2.75	Vp-p
[Current Limiter Circuit (RF pin)]						
Limiter voltage	VRF		0.45	0.5	0.55	V
[Undervoltage Protection Circuit (LVS pin)]						
Operating voltage	VSDL		3.6	3.8	4.0	V
Release voltage	VSDH		4.1	4.3	4.5	V
Hysteresis	ΔVSD		0.35	0.5	0.65	V
[Thermal Shutdown Operation (Thermal Protection Circuit)]						
Thermal shutdown operation temperature	TTSD	Design target value* (junction temperature)	125	145	165	$^{\circ}C$
Hysteresis	ΔTSD	Design target value* (junction temperature)	20	25	30	$^{\circ}C$
[PWMIN Pin]						
Input frequency	f(PI)				50	kHz
High-level input voltage	$V_{IH}(PI)$		2.0		VREG	V
Low-level input voltage	$V_{IL}(PI)$		0		1.0	V
Input open voltage	$V_{IO}(PI)$		VREG-0.5		VREG	V
Hysteresis	VIS(PI)		0.2	0.3	0.4	V
High-level input current	$I_{IH}(PI)$	VPWMIN=VREG	-10	0	10	μA
Low-level input current	$I_{IL}(PI)$	VPWMIN=0V	-130	-96		μA
[S/S Pin]						
High-level input voltage	$V_{IH}(SS)$		2.0		VREG	V
Low-level input voltage	$V_{IL}(SS)$		0		1.0	V
Input open voltage	$V_{IO}(SS)$		VREG-0.5		VREG	V
Hysteresis	VIS(SS)		0.2	0.3	0.4	V
High-level input current	$I_{IH}(SS)$	VS/S=VREG	-10	0	10	μA
Low-level input current	$I_{IL}(SS)$	VS/S=0V	-130	-96		μA

*: Design target value and no measurement was made.

Continued on next page.

LB11695M


Continued from preceding page.



Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
[F/R Pin]						
High-level input voltage	$V_{IH}(FR)$		2.0		VREG	V
Low-level input voltage	$V_{IL}(FR)$		0		1.0	V
Input open voltage	$V_{IO}(FR)$		VREG-0.5		VREG	V
Hysteresis	$V_{IS}(FR)$		0.2	0.3	0.4	V
High-level input current	$I_{IH}(FR)$	VF/R=VREG	-10	0	10	μA
Low-level input current	$I_{IL}(FR)$	VF/R=0V	-130	-96		μA
[N1 Pin]						
High-level input voltage	$V_{IH}(N1)$		2.0		VREG	V
Low-level input voltage	$V_{IL}(N1)$		0		1.0	V
Input open voltage	$V_{IO}(N1)$		VREG-0.5		VREG	V
High-level input current	$I_{IH}(N1)$	VN1=VREG	-10	0	10	μA
Low-level input current	$I_{IL}(N1)$	VN1=0V	-130	-96		μA
[N2 Pin]						
High-level input voltage	$V_{IH}(N2)$		2.0		VREG	V
Low-level input voltage	$V_{IL}(N2)$		0		1.0	V
Input open voltage	$V_{IO}(N2)$		VREG-0.5		VREG	V
High-level input current	$I_{IH}(N2)$	VN2=VREG	-10	0	10	μA
Low-level input current	$I_{IL}(N2)$	VN2=0V	-130	-96		μA

Package Dimensions

unit : mm (typ)

3073C





Three-Phase Logic Truth Table (“IN = ‘H’” indicates the state where IN+ > IN-.)

	F/R="L"			F/R="H"			Output	
	IN1	IN2	IN3	IN1	IN2	IN3	PWM	-
1	H	L	H	L	H	L	VH	UL
2	H	L	L	L	H	H	WH	UL
3	H	H	L	L	L	H	WH	VL
4	L	H	L	H	L	H	UH	VL
5	L	H	H	H	L	L	UH	WL
6	L	L	H	H	H	L	VH	WL

S/S Pin

Input state	State
H or open	Stop
L	Start

PWMIN Pin

Input state	State
H or open	Output off
L	Output on


N1 and N2 Pins

Input state		HP output
N1 pin	N2 pin	
L	L	Single Hall sensor period divided by 2
L	High or open	Single Hall sensor period
High or open	L	Three Hall sensor synthesized period divided by 2
High or open	High or open	Three Hall sensor synthesized period

If either the S/S or PWMIN pins are not to be used, the unused pin input must be set to the low-level voltage. The HP output can be selected (by the N1 and N2 settings) to be one of the following four functions: the IN1 Hall input converted to a pulse output (one-Hall output), the one-Hall output divided by two or the three-phase output synthesized from the Hall inputs (three-Hall synthesized output).

LB11695M

Pin Assignment



Top view

Pin Functions

Pin No.	Symbol	Equivalent Circuit	Pin Description
1	RF		<p>Output current detection</p> <p>Connect a resistor with a small value between this pin and ground.</p> <p>Maximum output current must be set such that $I_{OUT} = 0.5/R_f$.</p>
2 4 6 3 5 7	WH VH UH WL VL UL		<p>Outputs (external transistor drive outputs)</p> <p>The duty control applies to the UH, VH, and WH pins.</p>
8	V _{CC}		<p>Power supply (for output, Hall input, and other blocks). Normally used as 12V power source. Must be connected to VREG for 5V single-source applications. Connect a capacitor between this pin and ground for stabilization.</p>
9 10 11 12 13 14	IN1+ IN1- IN2+ IN2- IN3+ IN3-		<p>Hall sensor inputs</p> <p>A high-level state is recognized when $IN+ > IN-$, and a low-level state is recognized under the reverse condition.</p> <p>If noise on the Hall sensor signals becomes a problem, insert capacitors between the $IN+$ and $IN-$ inputs.</p>

Continued on next page.

LB11695M

Continued from preceding page.

Pin No.	Symbol	Equivalent Circuit	Pin Description
15	VREG		<p>Stabilized power supply output (5V output) Insert a capacitor (about 0.1μF) between this pin and ground for stabilization.</p>
16	NC		NC pin. Available for wiring convenience.
17	LVS		<p>Undervoltage protection voltage detection If a 5V or higher supply voltage is to be detected, set the detection voltage by inserting an appropriate zener diode in series.</p>
18 19	V15 12REG		<p>Power pin (V15) used for applications requiring 12V or higher voltages. 12V appears at the 12REG pin. Connect this pin to VCC when the 12REG pin is to be used. When the 12REG pin is not to be used, both V15 and 12REG pins must be held open or connected to ground for stabilization.</p>
20	TOC		<p>PWM waveform comparison Normally held open.</p>

Continued on next page.

LB11695M

Continued from preceding page.

Pin No.	Symbol	Equivalent Circuit	Pin Description
21	PWM		<p>PWM oscillator frequency setting Insert a capacitor between this pin and ground.</p>
22	VCTL		<p>Control voltage input. The PWMIN pin must be set low when this pin is to be used for voltage control.</p>
23	CSD		<p>Shared function pin: Constraint protection circuit operating time setting and initial reset pulse setting. Insert a capacitor between this pin and ground. When the protection circuit is not to be used, connect a resistor (150kΩ) and a capacitor (4700pF) in parallel between this pin and ground.</p>
24	S/S		<p>Start/Stop control A low-level input sets the IC to start mode, and a high level input sets it to stop mode.</p>
25	PWM IN		<p>PWM pulse input A low-level input specifies the output drive state, and a high-level or open input specifies the output off state. When using this pin for output control, connect the VCTL pin to the VREG pin and insert a 2kΩ resistor between the TOC pin and ground.</p>


Continued on next page.

LB11695M

Continued from preceding page.


Pin No.	Symbol	Equivalent Circuit	Pin Description
26	F/R		Forward/Reverse direction input
27	HP		Hall signal output
28	N1		Hall signal output (HP signal) selector
29	N2		Hall signal output (HP signal) selector
30	GND		Ground pin.

Hall Sensor Signal Input/Output Timing Chart



Areas shown in grey () indicates PWM output.

(2) MOS transistor drive (low side PWM) using a 12V power supply



LB11695M Functional Description

1. Output Drive Circuit

The LB11695M adopts direct PWM drive to minimize power loss in the outputs. The output transistors are always saturated when on, and the motor drive power is adjusted by changing the on duty of the output. The output PWM switching is performed on the UH, VH, and WH outputs. Since the UL to WL and UH to WH outputs have the same output form, applications can select either low side PWM or high side PWM drive by changing the way the external output transistors are connected. Since the reverse recovery time of the diodes connected to the non-PWM side of the outputs is a problem, these devices must be selected with care. (This is because through currents will flow at the instant the PWM side transistors turn on if diodes with a short reverse recovery time are not used.)


The outputs UL through WL and UH through WH are held in the high-impedance state when the IC is stopped or the supply voltage is too low (below the allowable operating voltage level). Consequently, it is necessary to take necessary measures (e.g., adding a pull-down resistor) to prevent the external circuit from malfunctioning due to leak current.

2. Current Limiter Circuit

The current limiter circuit limits the output current peak value to a level determined by the equation $I = V_{RF}/R_f$ ($V_{RF} = 0.25V$ typical, R_f : current detection resistor). This circuit suppresses the output current by reducing the output on duty.


The current limiter circuit includes an internal filter circuit to prevent incorrect current limiter circuit operation due to detecting the output diode reverse recovery current due to PWM operation.

Although there should be no problems with the internal filter circuit in normal applications, applications should add an external filter circuit (such as an RC low-pass filter) if incorrect operation occurs (if the diode reverse recovery current flows for longer than 1 μ s).



3. Power Saving Circuit

This IC goes to a low-power mode (power saving state) when set to the stop state with the S/S pin. In the power saving state, the bias currents in most of the circuits are cut off. However, the 5V regulator output (V_{REG}) is still provided in the power saving state. If it is also necessary to cut the Hall device bias current, this function can be provided by an application that, for example, connects the Hall devices to 5V through PNP transistors.



4. Handling Different Power Supply Types

When this IC is operated from an externally supplied 5V power supply (4.5 to 5.5V), short the V_{CC} pin to the V_{REG} pin and connect them to the external power supply. When this IC is operated from an externally supplied 12V power supply (8 to 13.5V), connect the V_{CC} pin to the power supply. (The V_{REG} pin will generate a 5V to function as the power supply to the control circuit.)

When this IC is operated from on an externally supplied 15V power supply (13.5 to 19V), connect the V_{15} pin to the power supply and short between the V_{12REG} and V_{CC} pins. (The V_{12REG} pin will generate a 12V to function as the V_{CC} power supply.)

5. Notes on the PWM Frequency

The PWM frequency is determined by the capacitor C (F) connected to the PWM pin.

$$f_{PWM} \approx 1/(45000 \times C)$$

If a 1000pF capacitor is used, the circuit will oscillate at about 22kHz. If the PWM frequency is too low, switching noise will be audible from the motor, and if it is too high, the output power loss will increase. Thus a frequency in the range 15 to 50kHz must be used. The capacitor's ground side lead must be placed as close as possible to the IC's ground pin to minimize the influence of output noise and other noise sources.

6. Control Methods

The output duty can be controlled by either of the following methods.

- Using the voltage at the V_{CTL} pin

Refer to the section entitled "Electrical Characteristics" for legitimate control voltages. Set the PWMIN pin to the low level when controlling the output duty using the V_{CTL} pin.


The IC is designed so that the 100% output duty cannot be achieved with the input through the V_{CTL} pin in consideration of possible application during bootstrap (the output duty is limited by the maximum output duty specified in "Electrical Characteristics"). Consequently the motor speed must be controlled while adjusting the output duty within the range of 0 to 80%.

- Pulse Control Using the PWMIN Pin

A pulse signal can be input to the PWMIN pin, and the output can be controlled based on the duty of that signal. Note that the output is on when a low level is input to the PWMIN pin, and off when a high level is input.

When the PWMIN pin is open, it goes to the high level and the output is turned off. If inverted input logic is required, this can be implemented with an external transistor (npn).

When controlling motor operation using the PWMIN pin, the V_{CTL} pin must be connected to the V_{REG} pin and a 2kΩ resistor must be inserted between the TOC pin and ground. The use of this IC while controlling the drive mode using the PWMIN pin during bootstrap is not taken into consideration.



7. Hall Input Signals

A signal input with an amplitude in excess of the hysteresis (50mV maximum) is required for the Hall inputs.

Considering the possibility of noise and phase displacement, an amplitude of 120mV or higher is desirable.

If disruptions to the output waveforms (during phase switching) or to the HP output (Hall signal output) occur due to noise, this must be prevented by inserting capacitors between the inputs. The constraint protection circuit uses the Hall inputs to identify the motor constraint state. Although the circuit is designed to tolerate a certain amount of noise, care is required when using the constraint protection circuit.

If all three phases of the Hall input signal system go to the same input state, the outputs are all set to the off state (the UL, VL, WL, UH, VH, and WH outputs all turn off).


If the outputs from a Hall IC are used, fixing one side of the inputs (either the + or - side) at a voltage within the common-mode input voltage range allows the other input side to be used as an input over the 0 V to V_{CC1} range.

8. Undervoltage Protection Circuit

The undervoltage protection circuit turns one side of the outputs (UH, VH, and WH) off when the LVS pin voltage falls below the minimum operation voltage (see the Electrical Characteristics). To prevent this circuit from repeatedly turning the outputs on and off in the vicinity of the protection operating voltage, this circuit is designed with hysteresis. Thus the output detected will not recover until the operating voltage rises by 0.5V (typical) with respect to the operating voltage.

The protection operating voltage detection level is set up for the 5V system. The detected voltage level can be increased by shifting the voltage by inserting a zener diode in series with the LVS pin. The LVS sink current during detection is about 65μA. To increase the diode current to stabilize the zener diode voltage rise, insert a resistor between the LVS pin and ground.

When the protection circuit is not to be used, do not keep the LVS pin open (output is off when put in the open state); instead, a voltage of the level that will not activate the circuit to the LVS pin.



9. Constraint Protection Circuit

The LB11695M is provided with a constraint protection circuit that protects the IC itself and the motor in case the motor is physically constrained (held stopped). The protection circuit turns off the outputs on one side (UH, VH, and WH) when the Hall input signals remain unchanged for a certain time in the motor drive mode. The time the Hall input signals remain unchanged (protection time) is determined by the capacitance of the capacitor connected to the CSD pin.

$$\text{Setup time (s)} \approx 154 \times C (\mu\text{F})$$

A 0.01 μF capacitor provides a protection time of approximately 1.54 seconds. The drive mode is turned off when one period of the Hall input signals become longer than this time). This time should be configured with an adequate margin of safety so that the protection circuit will not get activated in the normal motor startup time. More specifically, the capacitance of the capacitor to be used for this purpose must be 4700pF or larger. One of the following actions must be taken to restore the IC from the constraint protection state:

- Keeping the IC in the stopped state (10 μs or longer)
- Keeping the 0% output duty state of the IC, which is placed by the VCTL input or PWMIN input, for a period of $t_{\text{CSD}} \times 2$ or longer. (The 0% output duty state must be maintained for approximately 10ms or longer if a capacitor with a capacitance of $t_{\text{CSD}} (\text{s}) \approx 0.5 \times C (\mu\text{F})$ or 0.01 μF is used.)
- Turning off and on the power

Since the CSD pin is also used to generate the initial reset pulse, any attempt to connect this pin to ground causes the logic circuit to be reset, disabling the motor to be driven. Accordingly, when the constraint protection function is not to be used, connect a resistor of approximately 150k Ω and a capacitor of approximately 4700pF in parallel between this pin and ground. The thermal protection circuit is also disabled when the constraint protection circuit is disabled.

10. Thermal protection circuit

The thermal protection circuit turns off the outputs on one side (UH, VH, and WH) when the temperature at the junction (T_j) goes beyond the predetermined temperature (TSD). Since the minimum value of the variations of TSD values is 125 $^{\circ}\text{C}$, thermal design must be carried out so that the junction temperature can never exceed 125 $^{\circ}\text{C}$ except under abnormal conditions. Consequently, the value of Pd max is calculated as 0.72W ($T_a = 25^{\circ}\text{C}$) for a T_j (max) value of 125 $^{\circ}\text{C}$.

The thermal protection circuit will be disabled if the constraint protection function is disabled by connecting a resistor of approximately 150k Ω and a capacitor of approximately 4700pF in parallel between the CSD pin and ground. In this case, T_j (max) = 150 $^{\circ}\text{C}$ holds and Pd max = 0.9W ($T_a = 25^{\circ}\text{C}$) is derived.

11. Forward/Reverse Direction Switching

This IC is designed so that through currents (due to the output transistor off delay time when switching) do not flow in the output when switching directions while the motor is turning. However, if the direction is switched when the motor is turning, currents in excess of the current limiter value may flow in the output transistors due to the motor coil resistance and the motor back EMF state when switching. Therefore, designers must consider selecting external output transistors that are not destroyed by those currents or only switching directions after the speed has fallen below a certain speed.

12. Power Supply Stabilization

Since this IC uses a switching drive technique, the power supply line level can be disturbed easily. Therefore capacitors with adequate capacitance to stabilize the power supply line must be inserted between V_{CC} and ground. If diodes are inserted in the power supply lines to prevent destruction if the power supply is connected with reverse polarity, the power supply lines are even more easily disrupted, and even larger capacitors are required. If the power supply is turned on and off by a switch, and if there is a significant distance between that switch and the stabilization capacitor, the supply voltage can be disrupted significantly by the line inductance and surge current into the capacitor. As a result, the withstand voltage of the device may be exceeded. In application such as this, the surge current must be suppressed and the voltage rise prevented by not using ceramic capacitors with a low series impedance, and by using electrolytic capacitors instead.

13. VREG Stabilization

To stabilize the VREG voltage, which is the control circuit power supply voltage, a 0.1 μF or larger capacitor must be inserted between the VREG pin and ground. The ground side of this capacitor must be connected to the IC ground pin with a line that is as short as possible.

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 2006. Specifications and information herein are subject to change without notice.