

Three-Phase Brushless Motor Driver for Streaming Tape Drives

Overview

The LB11891V is a 3-phase brushless motor driver IC that is optimal for streaming tape drive motors and similar applications.


Functions and Features

- Three-phase full-wave voltage drive (120° voltagelinear drive)
- Torque ripple correction circuit (overlap correction)
- · Motor supply voltage control based speed control
- · Built-in Hall sensor output FG comparator
- · Fixed-phase output function
- · Thermal shutdown circuit

Package Dimensions

unit: mm

3175B-SSOP24



Specifications

Absolute Maximum Ratings at Ta = 25°C

| Parameter | Symbol | Conditions | Ratings | Unit |
|--------------------------------|-----------------------|---------------------|-------------|------|
| | V _{CC} 1 max | | 10 | V |
| Maximum supply voltage | V _{CC} 2 max | | 11 | V |
| | VS max | ≤ V _{CC} 2 | 11 | V |
| Maximum applied output voltage | V _O max | | VS+2 | V |
| Maximum output current | I _O max | | 1.0 | Α |
| Allowable power dissipation | Pd max | Independent IC | 400 | mW |
| Operating temperature | Topr | | -20 to +75 | °C |
| Storage temperature | Tstg | | -55 to +150 | °C |

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Allowable Operating Ranges at $Ta = 25^{\circ}C$

| Parameter | Symbol | Conditions | Ratings | Unit |
|---------------------------|-------------------------------------|--------------------------------|----------------------|-------|
| | V _{CC} 1 V _{CC} 2 | | 2.7 to 6.0 | V |
| Supply voltage | V _{CC} 2 | | 3.5 to 9.0 | V |
| | VS | | to V _{CC} 2 | V |
| Hall input amplitude VHAL | | Between the Hall sensor inputs | ±20 to ±80 | mVp-p |

Electrical Characteristics at Ta = 25° C, $V_{CC}1$ = 3 V, $V_{CC}2$ = 4.75 V, VS = 1.5 V

| Parameter | Symbol | Symbol Conditions - | | Ratings | | |
|--|---|---|------|---------|------|------|
| Farameter | Symbol | | | typ | max | Unit |
| [Current Drain] | | | | | | |
| V _{CC} 1 Current drain | I _{CC} 1 | I _{OUT} = 100 mA | | 5.0 | 9.0 | mA |
| V _{CC} 2 Current drain | I _{CC} 2 | I _{OUT} = 100 mA | | 7.0 | 10.0 | mA |
| V _{CC} 1 Quiescent current | I _{CC} 1Q | VSTBY = 0 V | | 3.0 | 6.0 | mA |
| V _{CC} 2 Quiescent current | I _{CC} 2Q | VSTBY = 0 V | | | 100 | μΑ |
| VS Quiescent current | ISQ | VSTBY = 0 V | | 75 | 100 | μΑ |
| [VX1] | ' | | | | | • |
| High side residual voltage | VXH1 | I _{OUT} = 0.2 A | 0.15 | 0.22 | 0.29 | V |
| Low side residual voltage | VXL1 | I _{OUT} = 0.2 A | 0.15 | 0.20 | 0.25 | V |
| [VX2] | | | | | | |
| High side residual voltage | VXH2 | I _{OUT} = 0.5 A | | 0.25 | 0.40 | V |
| Low side residual voltage | VXL2 | I _{OUT} = 0.5 A | | 0.25 | 0.40 | V |
| Output saturation voltage | V _O sat | I _{OUT} = 0.8 A, Sink + Source | | | 1.40 | V |
| Amount of overlap | O.L | RL = 39 $\Omega \times 3$, Rangle = 20 k $\Omega *1$ | 73 | 80 | 87 | % |
| Amount of overlap: difference between high and low sides | , | | -8 | | +8 | % |
| [Hall Amplifiers] | | | | | | |
| Input offset voltage | VHOFF | Design target value * | -5 | | +5 | mV |
| Common-mode input range | VHCM | Rangle = 20 kΩ | 0.95 | | 2.1 | V |
| I/O voltage gain | VGVH | Rangle = 20 kΩ | 25.5 | 28.5 | 31.5 | dB |
| [Standby Pin] | | | | | | |
| High-level input voltage | VSTH | | 2.5 | | | V |
| Low-level input voltage | VSTL | | | | 0.4 | V |
| Input current | ISTIN | VSTBY = 3 V | | 25 | 40 | μΑ |
| Leakage current | ISTLK | VSTBY = 0 V | | | -30 | μΑ |
| [FRC Pin] | | | | | | |
| High-level input voltage | VFRCH | | 2.5 | | | V |
| Low-level input voltage | VFRCL | | | | 0.4 | V |
| Input current | IFRCIN | VFRC = 3 V | | 20 | 30 | μA |
| Leakage current | Leakage current IFRCLK VFRC = 0 V | | | | -30 | μΑ |
| [VH] | | | | | | |
| Hall supply voltage | VHALL | IH = 5 mA, VH (+) – VH (–) | 0.85 | 0.95 | 1.05 | V |
| Minus (–) pin voltage | VH (-) | IH = 5 mA | 0.81 | 0.88 | 0.95 | V |

^{*:} Design target value parameters are not tested.


Continued on next page.

Note 1. The standard for the overlap amount parameter is to report the measured value without change.

Continued from preceding page.

| Parameter | Cumbal | Symbol Conditions | | Unit | | | | | | |
|--|---------------------|------------------------------------|-------------------------|------|-----|-------|--|--|--|--|
| Parameter | Symbol Conditions - | | min | typ | max | Offic | | | | |
| [FG Comparator] | [FG Comparator] | | | | | | | | | |
| Input hysteresis width 1 | VFGHYS1 | | | +10 | | mV | | | | |
| Input hysteresis width 2 | VFGHYS2 | | | -10 | | mV | | | | |
| Low-level output voltage | VFGOL | When the sink current is 0.5 mA | | 0.2 | 0.4 | V | | | | |
| High-level output voltage | VFGOH | Pulled up through 10 kΩ internally | V _{CC} 1 - 0.5 | | | V | | | | |
| Allowable output current | IFGOL | | | | 2 | mA | | | | |
| [Lock Pin] | | | | | | | | | | |
| High-level voltage | VLOH | | 2.5 | | | V | | | | |
| Low-level voltage | VLOL | | | | 0.4 | V | | | | |
| Input current | VLOIN | VLOCK = 3 V | | 25 | | μA | | | | |
| Leakage current | VLOLK | VLOCK = 0 V | | | -30 | μA | | | | |
| [TSD] | | | | | | | | | | |
| Thermal shutdown circuit (TSD) operating temperature | T-TSD | Design target value* | | 180 | | °C | | | | |
| TSD temperature hysteresis | ΔTSD | Design target value* | | 20 | | °C | | | | |

^{*:} Design target value parameters are not tested.




Truth Table

| | Source → Sink | Hall inputs | | | FRC | LOCK |
|---|-------------------|-------------|---|----|-----|------|
| | Source → Sink | U | V | W | FRC | LOCK |
| | $V \rightarrow W$ | | Н | | Н | L |
| 1 | $W \rightarrow V$ | н | | ١. | L | L |
| ' | $V \rightarrow U$ | П | | L | Н | Н |
| | $U \rightarrow V$ | | | | L | П |
| | $U \to W$ | | | | Н | L |
| 2 | $W \rightarrow U$ | н | L | L | L | L |
| | $V \rightarrow W$ |] '' | _ | | Н | н |
| | $W \rightarrow V$ | | | | L | П |
| | $U \rightarrow V$ | | L | н | Н | L |
| 3 | $V \rightarrow U$ | н | | | L | _ |
| 3 | $U\toW$ | | | | Н | Н |
| | $W\toU$ | | | | L | П |
| | $W \rightarrow V$ | L | L | н | Н | L |
| 4 | $V \rightarrow W$ | | | | L | L |
| 7 | $U \rightarrow V$ | | | | Н | Н |
| | $V \rightarrow U$ | | | | L | - '' |
| | $W \rightarrow U$ | | Н | Н | Н | L |
| 5 | $U\toW$ | L | | | L | L |
| 5 | $W \rightarrow V$ |] - | | " | Н | Н |
| | $V \rightarrow W$ | | | | L | П |
| 6 | $V \rightarrow U$ | - L | | L | Н | L |
| | $U \to V$ | | Н | | L | |
| | $W \rightarrow U$ | | | | Н | Н |
| | $U \rightarrow W$ | | | | L | Π |


Note: The "H" entry in the FRC and LOCK columns indicates a voltage of 2.50 V or higher, and the "L" entry indicates a voltage of 0.4 V or lower. (When V_{CC}1 is 3 V)

Note: For the Hall sensor inputs, the input "H" state is a state where the + input is at least 0.02 V higher than the - input, and the input "L" state is a state where the + input is at least 0.02 V lower than the - input.


Pin Assignments



Block Diagram



Overlap Creation and Calculations



Overlap Creation

For the voltages generated in the control block, if the midpoint is taken as the reference, one side will be

$$2 \times O.L. \times \left(\frac{1}{2} VS - VX\right)$$

Therefore, the waveform crossover will be $O.L. \times \left(\frac{1}{2} VS - VX\right)$ from the midpoint.

Since that waveform is clamped at $\left(\frac{1}{2} VS - VX\right)$ referenced to the midpoint,

the overlap will be: $\frac{A}{B} \times 100 = O.L. \times 100$ [%].

Overlap Calculation

(1) High side overlap

The calculated midpoint is
$$VN = \frac{(VS - VXH - VXL)}{2} + VXL = \frac{VS - VXH - VXL}{2}$$

Since $A = \alpha - VN$ and B = VS - VXH - VN, the high side overlap can be calculated as follows.


$$Overlap = \ \, \frac{A}{B} = \frac{V\alpha - ((VS - VXH + VXL)/2)}{VS - VXH - ((VS - VXH + VXL)/2)} \ \, \times 100 = \frac{2V\alpha - ((VS - VXH) - VXL)}{(VS - VXH - VXL)} \times 100 \ \, [\%] \ \, .$$

(2) Low side overlap

Since $C = VN - V\beta$ and D = VN - VXL, the low side overlap can be calculated as follows.

$$Overlap = \ \frac{C}{D} = \frac{((VS - VXH + VXL)/2) - V\beta}{((VS - VXH + VXL)/2) - VXL} \times 100 = \frac{(VS - VXH) + VXL - 2V\beta}{(VS - VXH) - VXL} \times 100 \ [\%] \ .$$

Application Circuit Example



Pin Functions and Equivalent Circuits

| Pin No. | Symbol | Voltage | Function | Equivalent circuit |
|----------------------------------|--|------------------------|--|--|
| 16 17 18 19 20 21 | U _{IN} 1 U _{IN} 2 V _{IN} 1 V _{IN} 2 W _{IN} 1 W _{IN} 2 | 0 to V _{CC} 1 | Capstan motor driver U, V, and W phase Hall effect sensor inputs. The logic high state indicates that IN1 > IN2. | Vcc1 0.3 V 4 200 Ω 19 |
| 12 | ANGLE | | Controls the gain from the Hall inputs to the output. The gain is controlled by the resistor inserted between this pin and ground. | $\begin{array}{c} G \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$ |
| 3 | VS | 0 to V _{CC} 2 | Power supply that determines the amplitude of the output to the capstan motor. This voltage must be lower than $V_{\rm CC}2$. | 1/4*VS |
| 5 7 9 6,8 | U-OUT V-OUT W-OUT Rf | | Capstan motor driver U, V, and W phase outputs. | 1/4*VS |
| 10 | VH+ | | The Hall effect sensor element bias voltage supply. A voltage of 0.85 V | Vcc1 |
| 11 | VH– | | (typical) is generated between the VH+ and VH– pins. (When IH is 5 mA) | ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο |
| 22 | FG1 | | Comparator output for $U_{IN}1$ and $U_{IN}2$. | 00 t |
| 23 | FG2 | | Comparator output for $V_{IN}1$ and $V_{IN}2$. | 22 23 24 |
| 24 | FG | | Three-phase synthesized output for the U, V, and W phase comparator output. | |

Continued on next page.

Continued from preceding page.

| Pin No. | Symbol | Voltage | Function | Equivalent circuit | |
|---------|-------------------|--------------------------|--|--|--|
| 14 | FRC | - 0 to V _{CC} 1 | -0 to V _{CC} 1 | Capstan motor forward/reverse control. This pin determines the direction (forward or reverse) of the capstan motor. (This input has hysteresis characteristics.) | Vcc1 |
| 15 | STBY | | | Selects the bias supply for all the capstan motor circuits other than the FG comparator. Setting this pin low cuts off the bias supply. Thus it functions as the standby mode control pin. | 14 W W W W W W W W W W W W W W W W W W W |
| 4 | LOCK | 0 to V _{CC} 1 | The output phase is locked by applying a low to high trigger voltage (edge) to this pin. This prevents the motor from turning due to the application of an external load in the motor stopped state. | V _{CC} 1 4 100 kΩ W CH W C | |
| 2 | V _{CC} 2 | 3.5 to 6 V | Power supply used for the source side pre-driver voltage and the coil waveform detection comparator. | | |
| 1 | V _{CC} 1 | 2.7 to 6 V | Power supply used for voltages other than the motor voltage, the source side pre-driver voltage, and the coil waveform detection comparator. | | |
| 13 | GND | | Ground used for all systems other than the output system. | | |

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 2004. Specifications and information herein are subject to change without notice.