

SM72480

SolarMagic 1.6V, LLP-6 Factory Preset Temperature Switch and Temperature Sensor

General Description

The SM72480 is a low-voltage, precision, dual-output, low-power temperature switch and temperature sensor. The temperature trip point (T_{TRIP}) is set at the factory to be 120°C. Built-in temperature hysteresis (T_{HYST}) keeps the output stable in an environment of temperature instability.

In normal operation the SM72480 temperature switch outputs assert when the die temperature exceeds T_{TRIP} . The temperature switch outputs will reset when the temperature falls below a temperature equal to $(T_{TRIP} - T_{HYST})$. The OVERTEMP digital output, is active-high with a push-pull structure, while the OVERTEMP digital output, is active-low with an open-drain structure.

The analog output, V_{TEMP} , delivers an analog output voltage with Negative Temperature Coefficient — NTC.

Driving the TRIP TEST input high: (1) causes the digital outputs to be asserted for in-situ verification and, (2) causes the threshold voltage to appear at the V_{TEMP} output pin, which could be used to verify the temperature trip point.

The SM72480's low minimum supply voltage makes it ideal for 1.8 volt system designs. Its wide operating range, low supply current, and excellent accuracy provide a temperature switch solution for a wide range of commercial and industrial applications.

Applications

- PV Power Optimizers
- Wireless Transceivers
- Battery Management
- Automotive
- Disk Drives

Features


- Renewable Energy Grade
- Low 1.6V operation
- Latching function: device can latch the Over Temperature condition
- Push-pull and open-drain temperature switch outputs
- Very linear analog V_{TEMP} temperature sensor output
- V_{TEMP} output short-circuit protected
- 2.2 mm by 2.5 mm (typ) LLP-6 package
- Excellent power supply noise rejection

Key Specifications

■ Supply Voltage	1.6V to 5.5V
■ Supply Current	8 μ A (typ)
■ Accuracy, Trip Point Temperature	0°C to 150°C $\pm 2.2^\circ$ C
■ Accuracy, V_{TEMP}	0°C to 150°C $\pm 2.3^\circ$ C
■ V_{TEMP} Output Drive	$\pm 100 \mu$ A
■ Operating Temperature	-50°C to 150°C
■ Hysteresis Temperature	4.5°C to 5.5°C




Connection Diagram




Typical Transfer Characteristic

V_{TEMP} Analog Voltage vs Die Temperature



30142024

Block Diagram




30142003

Pin Descriptions

Pin No.	Name	Type	Equivalent Circuit	Description
1	TRIP TEST	Digital Input		TRIP TEST pin. Active High input. If TRIP TEST = 0 (Default) then: $V_{TEMP} = V_{TS}$, Temperature Sensor Output Voltage If TRIP TEST = 1 then: $\overline{OVERTEMP}$ and $OVERTEMP$ outputs are asserted and $V_{TEMP} = V_{TRIP}$, Temperature Trip Voltage. This pin may be left open if not used.
5	OVERTEMP	Digital Output		Over Temperature Switch output Active High, Push-Pull Asserted when the measured temperature exceeds the Trip Point Temperature or if TRIP TEST = 1 This pin may be left open if not used.
3	$\overline{OVERTEMP}$	Digital Output		Over Temperature Switch output Active Low, Open-drain (See Section 2.1 regarding required pull-up resistor.) Asserted when the measured temperature exceeds the Trip Point Temperature or if TRIP TEST = 1 This pin may be left open if not used.

Pin No.	Name	Type	Equivalent Circuit	Description
6	V_{TEMP}	Analog Output		V_{TEMP} Analog Voltage Output If TRIP TEST = 0 then $V_{TEMP} = V_{TS}$, Temperature Sensor Output Voltage If TRIP TEST = 1 then $V_{TEMP} = V_{TRIP}$, Temperature Trip Voltage This pin may be left open if not used.
4	V_{DD}	Power		Positive Supply Voltage
2	GND	Ground		Power Supply Ground
DAP	Die Attach Pad			The best thermal conductivity between the device and the PCB is achieved by soldering the DAP of the package to the thermal pad on the PCB. The thermal pad can be a floating node. However, for improved noise immunity the thermal pad should be connected to the circuit GND node, preferably directly to pin 2 (GND) of the device.

Typical Application



30142002

Ordering Information

Order Number	Temperature Trip Point, °C	Description	NS Package Number	Package Marking	Transport Media
SM72480SD-125	125°C	6-pin LLP	SDB06A	299	1000 Units on Tape and Reel
SM72480SDE-125	125°C	6-pin LLP	SDB06A	299	250 Units on Tape and Reel
SM72480SDX-125	125°C	6-pin LLP	SDB06A	299	4500 Units on Tape and Reel
SM72480SD-120	120°C	6-pin LLP	SDB06A	S80	1000 Units on Tape and Reel
SM72480SDE-120	120°C	6-pin LLP	SDB06A	S80	250 Units on Tape and Reel
SM72480SDX-120	120°C	6-pin LLP	SDB06A	S80	4500 Units on Tape and Reel
SM72480SD-105	105°C	6-pin LLP	SDB06A	701	1000 Units on Tape and Reel
SM72480SDE-105	105°C	6-pin LLP	SDB06A	701	250 Units on Tape and Reel
SM72480SDX-105	105°C	6-pin LLP	SDB06A	701	4500 Units on Tape and Reel

Absolute Maximum Ratings (Note 1)

Supply Voltage	-0.3V to +6.0V
Voltage at $\overline{\text{OVERTEMP}}$ pin	-0.3V to +6.0V
Voltage at $\overline{\text{OVERTEMP}}$ and V_{TEMP} pins	-0.3V to ($V_{\text{DD}} + 0.5\text{V}$)
TRIP TEST Input Voltage	-0.3V to ($V_{\text{DD}} + 0.5\text{V}$)
Output Current, any output pin	± 7 mA
Input Current at any pin (Note 2)	5 mA
Storage Temperature	-65°C to +150°C
Maximum Junction Temperature	
$T_{\text{J(MAX)}}$	+155°C
ESD Susceptibility (Note 3) :	
Human Body Model	4500V
Machine Model	300V
Charged Device Model	1000V

For soldering specifications: see product folder at www.national.com and www.national.com/ms/MS/MS-SOLDERING.pdf

Operating Ratings (Note 1)

Specified Temperature Range:	$T_{\text{MIN}} \leq T_{\text{A}} \leq T_{\text{MAX}}$
SM72480	-50°C $\leq T_{\text{A}} \leq$ +150°C
Supply Voltage Range (V_{DD})	+1.6 V to +5.5 V
Thermal Resistance (θ_{JA}) (Note 4)	
LLP-6 (Package SDB06A)	152 °C/W

Accuracy Characteristics**Trip Point Accuracy**

Parameter	Conditions		Limits (Note 6)	Units (Limit)
Trip Point Accuracy (Note 7)	0°C – 150°C	$V_{\text{DD}} = 5.0$ V	± 2.2	°C (max)

 V_{TEMP} Analog Temperature Sensor Output Accuracy

The Limits do not include DC load regulation. The stated accuracy limits are with reference to the values in the SM72480 Conversion Table.

Parameter	Conditions		Limits (Note 6)	Units (Limit)	
V_{TEMP} Temperature Accuracy (Note 7)	Trip Point 125°C or 120°C	$T_{\text{A}} = 20^\circ\text{C}$ to 40°C	$V_{\text{DD}} = 2.3$ to 5.5 V	± 1.8	°C (max) (Note 7)
		$T_{\text{A}} = 0^\circ\text{C}$ to 70°C	$V_{\text{DD}} = 2.5$ to 5.5 V	± 2.0	
		$T_{\text{A}} = 0^\circ\text{C}$ to 90°C	$V_{\text{DD}} = 2.5$ to 5.5 V	± 2.1	
		$T_{\text{A}} = 0^\circ\text{C}$ to 120°C	$V_{\text{DD}} = 2.5$ to 5.5 V	± 2.2	
		$T_{\text{A}} = 0^\circ\text{C}$ to 150°C	$V_{\text{DD}} = 2.5$ to 5.5 V	± 2.3	
		$T_{\text{A}} = -50^\circ\text{C}$ to 0°C	$V_{\text{DD}} = 3.0$ to 5.5 V	± 1.7	
V_{TEMP} Temperature Accuracy	Trip Point 105°C	$T_{\text{A}} = 20^\circ\text{C}$ to 40°C	$V_{\text{DD}} = 1.8$ to 5.5 V	± 1.8	°C (max)
		$T_{\text{A}} = 0^\circ\text{C}$ to 70°C	$V_{\text{DD}} = 1.9$ to 5.5 V	± 2.0	
		$T_{\text{A}} = 0^\circ\text{C}$ to 90°C	$V_{\text{DD}} = 1.9$ to 5.5 V	± 2.1	
		$T_{\text{A}} = 0^\circ\text{C}$ to 120°C	$V_{\text{DD}} = 1.9$ to 5.5 V	± 2.2	
		$T_{\text{A}} = 0^\circ\text{C}$ to 150°C	$V_{\text{DD}} = 1.9$ to 5.5 V	± 2.3	
		$T_{\text{A}} = -50^\circ\text{C}$ to 0°C	$V_{\text{DD}} = 2.3$ to 5.5 V	± 1.7	

Electrical Characteristics

Unless otherwise noted, these specifications apply for $V_{DD} = +1.6V$ to $+5.5V$. **Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX}** ; all other limits $T_A = T_J = 25^\circ C$.



Symbol	Parameter	Conditions	Typical (Note 5)	Limits (Note 6)	Units (Limit)			
GENERAL SPECIFICATIONS								
I_S	Quiescent Power Supply Current		8	16	μA (max)			
	Hysteresis		5	5.5	$^\circ C$ (max)			
				4.5	$^\circ C$ (Min)			
OVERTEMP DIGITAL OUTPUT		ACTIVE HIGH, PUSH-PULL						
V_{OH}	Logic "1" Output Voltage	$V_{DD} \geq 1.6V$	Source $\leq 340 \mu A$		$V_{DD} - 0.2V$	V (min)		
		$V_{DD} \geq 2.0V$	Source $\leq 498 \mu A$					
		$V_{DD} \geq 3.3V$	Source $\leq 780 \mu A$					
		$V_{DD} \geq 1.6V$	Source $\leq 600 \mu A$		$V_{DD} - 0.45V$	V (min)		
		$V_{DD} \geq 2.0V$	Source $\leq 980 \mu A$					
		$V_{DD} \geq 3.3V$	Source $\leq 1.6 mA$					
BOTH OVERTEMP and OVERTEMP DIGITAL OUTPUTS								
V_{OL}	Logic "0" Output Voltage	$V_{DD} \geq 1.6V$	Sink $\leq 385 \mu A$		0.2	V (max)		
		$V_{DD} \geq 2.0V$	Sink $\leq 500 \mu A$					
		$V_{DD} \geq 3.3V$	Sink $\leq 730 \mu A$					
		$V_{DD} \geq 1.6V$	Sink $\leq 690 \mu A$		0.45			
		$V_{DD} \geq 2.0V$	Sink $\leq 1.05 mA$					
		$V_{DD} \geq 3.3V$	Sink $\leq 1.62 mA$					
OVERTEMP DIGITAL OUTPUT		ACTIVE LOW, OPEN DRAIN						
I_{OH}	Logic "1" Output Leakage Current (Note 10)	$T_A = 30^\circ C$	0.001	1	μA (max)			
		$T_A = 150^\circ C$	0.025					
V_{TEMP} ANALOG TEMPERATURE SENSOR OUTPUT								
	V_{TEMP} Sensor Gain	Trip Point = $105^\circ C$		-7.7		$mV/^\circ C$		
		Trip Point = $125^\circ C$ or $120^\circ C$		-10.3		$mV/^\circ C$		
	V_{TEMP} Load Regulation (Note 9)	$1.6V \leq V_{DD} < 1.8V$	Source $\leq 90 \mu A$ $(V_{DD} - V_{TEMP}) \geq 200 mV$	-0.1	-1	mV (max)		
			Sink $\leq 100 \mu A$ $V_{TEMP} \geq 260 mV$	0.1	1	mV (max)		
		$V_{DD} \geq 1.8V$	Source $\leq 120 \mu A$ $(V_{DD} - V_{TEMP}) \geq 200 mV$	-0.1	-1	mV (max)		
			Sink $\leq 200 \mu A$ $V_{TEMP} \geq 260 mV$	0.1	1	mV (max)		
				Source or Sink = $100 \mu A$		1		Ohm
			V_{DD} Supply- to- V_{TEMP} DC Line Regulation (Note 11)	$V_{DD} = +1.6V$ to $+5.5V$		0.29		mV
74						$\mu V/V$		
-82						dB		
C_L	V_{TEMP} Output Load Capacitance	Without series resistor. See Section 4.2		1100		pF (max)		

Electrical Characteristics

Unless otherwise noted, these specifications apply for $V_{DD} = +1.6V$ to $+5.5V$. **Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX}** ; all other limits $T_A = T_J = 25^\circ C$.

Symbol	Parameter	Conditions	Typical (Note 5)	Limits (Note 6)	Units (Limit)
TRIP TEST DIGITAL INPUT					
V_{IH}	Logic "1" Threshold Voltage			$V_{DD} - 0.5$	V (min)
V_{IL}	Logic "0" Threshold Voltage			0.5	V (max)
I_{IH}	Logic "1" Input Current		1.5	2.5	μA (max)
I_{IL}	Logic "0" Input Current (Note 10)		0.001	1	μA (max)
TIMING					
t_{EN}	Time from Power On to Digital Output Enabled. See definition below.		1.1	2.3	ms (max)
$t_{V_{TEMP}}$	Time from Power On to Analog Temperature Valid. See definition below.	$V_{TEMP} C_L = 0 \text{ pF to } 1100 \text{ pF}$	1.0	2.9	ms (max)

Definitions of t_{EN} and $t_{V_{TEMP}}$



Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: When the input voltage (V_i) at any pin exceeds power supplies ($V_i < GND$ or $V_i > V_{DD}$), the current at that pin should be limited to 5 mA.

Note 3: The Human Body Model (HBM) is a 100 pF capacitor charged to the specified voltage then discharged through a 1.5 k Ω resistor into each pin. The Machine Model (MM) is a 200 pF capacitor charged to the specified voltage then discharged directly into each pin. The Charged Device Model (CDM) is a specified circuit characterizing an ESD event that occurs when a device acquires charge through some triboelectric (frictional) or electrostatic induction processes and then abruptly touches a grounded object or surface.

Note 4: The junction to ambient temperature resistance (θ_{JA}) is specified without a heat sink in still air.

Note 5: Typicals are at $T_J = T_A = 25^\circ C$ and represent most likely parametric norm.

Note 6: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 7: Accuracy is defined as the error between the measured and reference output voltages, tabulated in the Conversion Table at the specified conditions of supply gain setting, voltage, and temperature (expressed in $^\circ C$). Accuracy limits include line regulation within the specified conditions. Accuracy limits do not include load regulation; they assume no DC load.

Note 8: Changes in output due to self heating can be computed by multiplying the internal dissipation by the temperature resistance.

Note 9: Source currents are flowing out of the SM72480. Sink currents are flowing into the SM72480.

Note 10: The 1 μA limit is based on a testing limitation and does not reflect the actual performance of the part. Expect to see a doubling of the current for every $15^\circ C$ increase in temperature. For example, the 1 nA typical current at $25^\circ C$ would increase to 16 nA at $85^\circ C$.


Note 11: Line regulation (DC) is calculated by subtracting the output voltage at the highest supply voltage from the output voltage at the lowest supply voltage. The typical DC line regulation specification does not include the output voltage shift discussed in Section 4.3.

Note 12: The curves shown represent typical performance under worst-case conditions. Performance improves with larger overhead ($V_{DD} - V_{TEMP}$), larger V_{DD} , and lower temperatures.

Note 13: The curves shown represent typical performance under worst-case conditions. Performance improves with larger V_{TEMP} , larger V_{DD} and lower temperatures.


Typical Performance Characteristics

V_{TEMP} Output Temperature Error vs. Temperature




30142007

Minimum Operating Temperature vs. Supply Voltage




30142006

Supply Current vs. Temperature




30142004

Supply Current vs. Supply Voltage




30142005

V_{TEMP} Supply-Noise Rejection vs. Frequency



30142043

**Line Regulation
V_{TEMP} vs. Supply Voltage
Trip Points
120°C**



30142036

1.0 SM72480 V_{TEMP} vs Die Temperature Conversion Table

The SM72480 has a factory-set gain, which is dependent on the Temperature Trip Point. The V_{TEMP} temperature sensor voltage, in millivolts, at each discrete die temperature over the complete operating range is shown in the conversion table below.

V_{TEMP} Temperature Sensor Output Voltage vs Die Temperature Conversion Table

The V_{TEMP} temperature sensor output voltage, in mV, vs Die Temperature, in °C for the gain corresponding to the temperature trip point. $V_{DD} = 5.0V$.

Die Temp., °C	V_{TEMP} , Analog Output Voltage, mV	
	$T_{TRIP} = 125 \text{ or } 120^\circ\text{C}$	$T_{TRIP} = 105^\circ\text{C}$
-50	2623	1967
-49	2613	1960
-48	2603	1952
-47	2593	1945
-46	2583	1937
-45	2573	1930
-44	2563	1922
-43	2553	1915
-42	2543	1908
-41	2533	1900
-40	2523	1893
-39	2513	1885
-38	2503	1878
-37	2493	1870
-36	2483	1863
-35	2473	1855
-34	2463	1848
-33	2453	1840
-32	2443	1833
-31	2433	1825
-30	2423	1818
-29	2413	1810
-28	2403	1803
-27	2393	1795
-26	2383	1788
-25	2373	1780
-24	2363	1773
-23	2353	1765
-22	2343	1757
-21	2333	1750
-20	2323	1742
-19	2313	1735
-18	2303	1727
-17	2293	1720
-16	2283	1712
-15	2272	1705
-14	2262	1697

Die Temp., °C	V_{TEMP} , Analog Output Voltage, mV	
	$T_{TRIP} = 125 \text{ or } 120^\circ\text{C}$	$T_{TRIP} = 105^\circ\text{C}$
-13	2252	1690
-12	2242	1682
-11	2232	1674
-10	2222	1667
-9	2212	1659
-8	2202	1652
-7	2192	1644
-6	2182	1637
-5	2171	1629
-4	2161	1621
-3	2151	1614
-2	2141	1606
-1	2131	1599
0	2121	1591
1	2111	1583
2	2101	1576
3	2090	1568
4	2080	1561
5	2070	1553
6	2060	1545
7	2050	1538
8	2040	1530
9	2029	1522
10	2019	1515
11	2009	1507
12	1999	1499
13	1989	1492
14	1978	1484
15	1968	1477
16	1958	1469
17	1948	1461
18	1938	1454
19	1927	1446
20	1917	1438
21	1907	1431
22	1897	1423
23	1886	1415
24	1876	1407
25	1866	1400
26	1856	1392
27	1845	1384
28	1835	1377
29	1825	1369
30	1815	1361
31	1804	1354
32	1794	1346
33	1784	1338
34	1774	1331

Die Temp., °C	V _{TEMP} , Analog Output Voltage, mV	
	T _{TRIP} = 125 or 120°C	T _{TRIP} = 105°C
35	1763	1323
36	1753	1315
37	1743	1307
38	1732	1300
39	1722	1292
40	1712	1284
41	1701	1276
42	1691	1269
43	1681	1261
44	1670	1253
45	1660	1245
46	1650	1238
47	1639	1230
48	1629	1222
49	1619	1214
50	1608	1207
51	1598	1199
52	1588	1191
53	1577	1183
54	1567	1176
55	1557	1168
56	1546	1160
57	1536	1152
58	1525	1144
59	1515	1137
60	1505	1129
61	1494	1121
62	1484	1113
63	1473	1105
64	1463	1098
65	1453	1090
66	1442	1082
67	1432	1074
68	1421	1066
69	1411	1059
70	1400	1051
71	1390	1043
72	1380	1035
73	1369	1027
74	1359	1019
75	1348	1012
76	1338	1004
77	1327	996
78	1317	988
79	1306	980
80	1296	972
81	1285	964
82	1275	957

Die Temp., °C	V _{TEMP} , Analog Output Voltage, mV	
	T _{TRIP} = 125 or 120°C	T _{TRIP} = 105°C
83	1264	949
84	1254	941
85	1243	933
86	1233	925
87	1222	917
88	1212	909
89	1201	901
90	1191	894
91	1180	886
92	1170	878
93	1159	870
94	1149	862
95	1138	854
96	1128	846
97	1117	838
98	1106	830
99	1096	822
100	1085	814
101	1075	807
102	1064	799
103	1054	791
104	1043	783
105	1032	775
106	1022	767
107	1011	759
108	1001	751
109	990	743
110	979	735
111	969	727
112	958	719
113	948	711
114	937	703
115	926	695
116	916	687
117	905	679
118	894	671
119	884	663
120	873	655
121	862	647
122	852	639
123	841	631
124	831	623
125	820	615
126	809	607
127	798	599
128	788	591
129	777	583
130	766	575

Die Temp., °C	V _{TEMP} , Analog Output Voltage, mV	
	T _{TRIP} = 125 or 120°C	T _{TRIP} = 105°C
131	756	567
132	745	559
133	734	551
134	724	543
135	713	535
136	702	527
137	691	519
138	681	511
139	670	503
140	659	495
141	649	487
142	638	479
143	627	471
144	616	463
145	606	455
146	595	447
147	584	438
148	573	430
149	562	422
150	552	414

1.1 V_{TEMP} vs DIE TEMPERATURE APPROXIMATIONS

The SM72480's V_{TEMP} analog temperature output is very linear. The Conversion Table above and the equation in Section 1.1.1 represent the most accurate typical performance of the V_{TEMP} voltage output vs Temperature.

1.1.1 The Second-Order Equation (Parabolic)

The data from the Conversion Table, or the equation below, when plotted, has an umbrella-shaped parabolic curve. V_{TEMP} is in mV.

$$V_{(TEMP=120 \text{ or } 125)} = 1814.6 - 10.270 \times (T_{DIE} - 30^\circ\text{C}) - 2.12\text{e-}3 \times (T_{DIE} - 30^\circ\text{C})^2$$

$$V_{(TEMP=105)} = 1361.4 - 7.701 \times (T_{DIE} - 30^\circ\text{C}) - 1.60\text{e-}3 \times (T_{DIE} - 30^\circ\text{C})^2$$

1.1.2 The First-Order Approximation (Linear)

For a quicker approximation, although less accurate than the second-order, over the full operating temperature range the linear formula below can be used. Using this formula, with the constant and slope in the following set of equations, the best-fit V_{TEMP} vs Die Temperature performance can be calculated with an approximation error less than 18 mV. V_{TEMP} is in mV.

$$V_{(TEMP=120 \text{ or } 125)} = 2119 - 10.36 \times T_{DIE}$$

$$V_{(TEMP=105)} = 1590 - 7.77 \times T_{DIE}$$

1.1.3 First-Order Approximation (Linear) over Small Temperature Range

For a linear approximation, a line can easily be calculated over the desired temperature range from the Conversion Table using the two-point equation:

$$V - V_1 = \left(\frac{V_2 - V_1}{T_2 - T_1} \right) \times (T - T_1)$$

Where V is in mV, T is in °C, T₁ and V₁ are the coordinates of the lowest temperature, T₂ and V₂ are the coordinates of the highest temperature.

$$V - 2396 \text{ mV} = (-12.8 \text{ mV}/^\circ\text{C}) \times (T - 20^\circ\text{C})$$

$$V = (-12.8 \text{ mV}/^\circ\text{C}) \times (T - 20^\circ\text{C}) + 2396 \text{ mV}$$

Using this method of linear approximation, the transfer function can be approximated for one or more temperature ranges of interest.

2.0 OVERTEMP and $\overline{\text{OVERTEMP}}$ Digital Outputs


The $\overline{\text{OVERTEMP}}$ Active High, Push-Pull Output and the $\overline{\text{OVERTEMP}}$ Active Low, Open-Drain Output both assert at the same time whenever the Die Temperature reaches the factory preset Temperature Trip Point. They also assert simultaneously whenever the TRIP TEST pin is set high. Both outputs de-assert when the die temperature goes below the Temperature Trip Point - Hysteresis. These two types of digital outputs enable the user the flexibility to choose the type of output that is most suitable for his design.

Either the $\overline{\text{OVERTEMP}}$ or the $\overline{\text{OVERTEMP}}$ Digital Output pins can be left open if not used.

2.1 $\overline{\text{OVERTEMP}}$ OPEN-DRAIN DIGITAL OUTPUT

The $\overline{\text{OVERTEMP}}$ Active Low, Open-Drain Digital Output, if used, requires a pull-up resistor between this pin and V_{DD} . The following section shows how to determine the pull-up resistor value.

Determining the Pull-up Resistor Value



The Pull-up resistor value is calculated at the condition of maximum total current, i_T , through the resistor. The total current is:

$$i_T = i_L + i_{\text{sink}}$$

where,

i_T i_T is the maximum total current through the Pull-up Resistor at V_{OL} .

i_L i_L is the load current, which is very low for typical digital inputs.

V_{OUT} V_{OUT} is the Voltage at the $\overline{\text{OVERTEMP}}$ pin. Use V_{OL} for calculating the Pull-up resistor.

$V_{DD(\text{Max})}$ $V_{DD(\text{Max})}$ is the maximum power supply voltage to be used in the customer's system.

The pull-up resistor maximum value can be found by using the following formula:

$$R_{\text{pull-up}} = \frac{V_{DD(\text{Max})} - V_{OL}}{i_T}$$

EXAMPLE CALCULATION

Suppose we have, for our example, a V_{DD} of $3.3 \text{ V} \pm 0.3\text{V}$, a CMOS digital input as a load, a V_{OL} of 0.2 V .

(1) We see that for V_{OL} of 0.2 V the electrical specification for $\overline{\text{OVERTEMP}}$ shows a maximum i_{sink} of $385 \mu\text{A}$.

(2) Let $i_L = 1 \mu\text{A}$, then i_T is about $386 \mu\text{A}$ max. If we select $35 \mu\text{A}$ as the current limit then i_T for the calculation becomes $35 \mu\text{A}$

(3) We notice that $V_{DD(\text{Max})}$ is $3.3\text{V} + 0.3\text{V} = 3.6\text{V}$ and then calculate the pull-up resistor as

$$R_{\text{Pull-up}} = (3.6 - 0.2)/35 \mu\text{A} = 97\text{k}$$

(4) Based on this calculated value, we select the closest resistor value in the tolerance family we are using.

In our example, if we are using 5% resistor values, then the next closest value is $100 \text{ k}\Omega$.

2.2 NOISE IMMUNITY

The SM72480 is virtually immune from false triggers on the $\overline{\text{OVERTEMP}}$ and $\overline{\text{OVERTEMP}}$ digital outputs due to noise on the power supply. Test have been conducted showing that, with the die temperature within 0.5°C of the temperature trip point, and the severe test of a 3 Vpp square wave "noise" signal injected on the V_{DD} line, over the V_{DD} range of 2V to 5V , there were no false triggers.

3.0 TRIP TEST Digital Input

The TRIP TEST pin simply provides a means to test the $\overline{\text{OVERTEMP}}$ and $\overline{\text{OVERTEMP}}$ digital outputs electronically by causing them to assert, at any operating temperature, as a result of forcing the TRIP TEST pin high.

When the TRIP TEST pin is pulled high the V_{TEMP} pin will be at the V_{TRIP} voltage.

If not used, the TRIP TEST pin may either be left open or grounded.

4.0 V_{TEMP} Analog Temperature Sensor Output

The V_{TEMP} push-pull output provides the ability to sink and source significant current. This is beneficial when, for example, driving dynamic loads like an input stage on an analog-to-digital converter (ADC). In these applications the source current is required to quickly charge the input capacitor of the ADC. See the Applications Circuits section for more discussion of this topic. The SM72480 is ideal for this and other applications which require strong source or sink current.

4.1 NOISE CONSIDERATIONS

The SM72480's supply-noise rejection (the ratio of the AC signal on V_{TEMP} to the AC signal on V_{DD}) was measured during bench tests. It's typical attenuation is shown in the Typical Performance Characteristics section. A load capacitor on the output can help to filter noise.

For operation in very noisy environments, some bypass capacitance should be present on the supply within approximately 2 inches of the SM72480.

4.2 CAPACITIVE LOADS

The V_{TEMP} Output handles capacitive loading well. In an extremely noisy environment, or when driving a switched sampling input on an ADC, it may be necessary to add some filtering to minimize noise coupling. Without any precautions, the V_{TEMP} can drive a capacitive load less than or equal to 1100 pF as shown in [Figure 1](#). For capacitive loads greater than 1100 pF , a series resistor is required on the output, as shown in [Figure 2](#), to maintain stable conditions.





FIGURE 1. SM72480 No Decoupling Required for Capacitive Loads Less than 1100 pF.



C_{LOAD}	Minimum R_S
1.1 nF to 99 nF	3 k Ω
100 nF to 999 nF	1.5 k Ω
1 μ F	800 Ω

FIGURE 2. SM72480 with series resistor for capacitive loading greater than 1100 pF.

4.3 VOLTAGE SHIFT

The SM72480 is very linear over temperature and supply voltage range. Due to the intrinsic behavior of an NMOS/PMOS rail-to-rail buffer, a slight shift in the output can occur when the supply voltage is ramped over the operating range of the device. The location of the shift is determined by the relative levels of V_{DD} and V_{TEMP} . The shift typically occurs when $V_{DD} - V_{TEMP} = 1.0V$.

This slight shift (a few millivolts) takes place over a wide change (approximately 200 mV) in V_{DD} or V_{TEMP} . Since the shift takes place over a wide temperature change of 5°C to 20°C, V_{TEMP} is always monotonic. The accuracy specifications in the Electrical Characteristics table already includes this possible shift.

5.0 Mounting and Temperature Conductivity

The SM72480 can be applied easily in the same way as other integrated-circuit temperature sensors. It can be glued or cemented to a surface.

The best thermal conductivity between the device and the PCB is achieved by soldering the DAP of the package to the thermal pad on the PCB. The temperatures of the lands and traces to the other leads of the SM72480 will also affect the temperature reading.

Alternatively, the SM72480 can be mounted inside a sealed-end metal tube, and can then be dipped into a bath or screwed into a threaded hole in a tank. As with any IC, the SM72480 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may operate at cold temperatures where condensation can occur. If moisture creates a short circuit from the V_{TEMP} output to ground or V_{DD} , the V_{TEMP} output from the SM72480 will not be correct. Printed-circuit coatings are often used to ensure that moisture cannot corrode the leads or circuit traces.

The thermal resistance junction-to-ambient (θ_{JA}) is the parameter used to calculate the rise of a device junction temperature due to its power dissipation. The equation used to calculate the rise in the SM72480's die temperature is


$$T_J = T_A + \theta_{JA} [(V_{DD}I_Q) + (V_{DD} - V_{TEMP}) I_L]$$

where T_A is the ambient temperature, I_Q is the quiescent current, I_L is the load current on the output, and V_O is the output voltage. For example, in an application where $T_A = 30^\circ\text{C}$, $V_{DD} = 5\text{ V}$, $I_{DD} = 9\ \mu\text{A}$, Gain 4, $V_{TEMP} = 2231\text{ mV}$, and $I_L = 2\ \mu\text{A}$, the junction temperature would be 30.021°C , showing a self-heating error of only 0.021°C . Since the SM72480's junction temperature is the actual temperature being measured, care should be taken to minimize the load current that the V_{TEMP} output is required to drive. If the $\overline{\text{OVERTEMP}}$ output is used with a 100 k pull-up resistor, and this output is asserted (low), then for this example the additional contribution is $[(152^\circ\text{C/W}) \times (5V)^2 / 100k] = 0.038^\circ\text{C}$ for a total self-heating error of 0.059°C . Figure 3 shows the thermal resistance of the SM72480.

Device Number	NS Package Number	Thermal Resistance (θ_{JA})
SM72480SD	SDB06A	152° C/W


FIGURE 3. SM72480 Thermal Resistance

6.0 Applications Circuits




30142061

FIGURE 4. Temperature Switch Using Push-Pull Output



30142062


FIGURE 5. Temperature Switch Using Open-Drain Output



30142028


Most CMOS ADCs found in microcontrollers and ASICs have a sampled data comparator input structure. When the ADC charges the sampling cap, it requires instantaneous charge from the output of the analog source such as the SM72480 temperature sensor and many op amps. This requirement is easily accommodated by the addition of a capacitor (C_{FILTER}). The size of C_{FILTER} depends on the size of the sampling capacitor and the sampling frequency. Since not all ADCs have identical input stages, the charge requirements will vary. This general ADC application is shown as an example only.

FIGURE 6. Suggested Connection to a Sampling Analog-to-Digital Converter Input Stage




30142018

FIGURE 7. Celsius Temperature Switch



30142060

FIGURE 8. TRIP TEST Digital Output Test Circuit




30142065


The TRIP TEST pin, normally used to check the operation of the OVERTEMP and $\overline{\text{OVERTEMP}}$ pins, may be used to latch the outputs whenever the temperature exceeds the programmed limit and causes the digital outputs to assert. As shown in the figure, when OVERTEMP goes high the TRIP TEST input is also pulled high and causes OVERTEMP output to latch high and the $\overline{\text{OVERTEMP}}$ output to latch low. The latch can be released by either momentarily pulling the TRIP TEST pin low (GND), or by toggling the power supply to the device. The resistor limits the current out of the OVERTEMP output pin.

FIGURE 9. Latch Circuit using OVERTEMP Output




Physical Dimensions inches (millimeters) unless otherwise noted



RECOMMENDED LAND PATTERN



DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN () FOR REFERENCE ONLY



6-Lead LLP-6 Package
NS Package Number SDB06A

SDB06A (Rev A)

Notes

SM72480

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/lido	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com