

# LMH7322

# **Dual 700 ps Comparator with RSPECL Outputs**

# **General Description**

The LMH7322 is a dual comparator with 700 ps propagation delay and low dispersion of 75 ps. The input voltage range extends from  $\rm V_{CC}$ -1.5V to  $\rm V_{EE}$ . The devices can be operated from a wide input supply voltage range of 2.7V to 12V. The adjustable hysteresis adds flexibility and prevents oscillations. The outputs and latch inputs of the LMH7322 are RSPECL compatible.

The LMH7322 is available in a 24-pin LLP package.

## **Features**

 $(V_{CCI} = +5V, V_{CCO} = +5V)$ 

Propagation delay
 Overdrive dispersion 20 mV-1V
 Fast rise and fall times
 Wide supply range
 700 ps
 75 ps
 160 ps
 2.7V to 12V

- Input common mode range extends 200 mV below negative rail
- Adjustable hysteresis
- RSPECL outputs (see application note)
- (RS)PECL latch inputs (see application note)

# **Applications**

- Digital receivers
- High-speed signal restoration
- Zero-crossing detectors
- High-speed sampling
- Window comparators
- High-speed signal triggering

# **Typical Application**

# (RS)ECL to RSPECL Converter Coupled transmission line | IN+ | I/2 | RS-PECL Output | VOH = 3.9V | VOL = 3.5V | LE levels referred to VCCO

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)

Human Body Model 2.5 kV Machine Model 250V

Output Short Circuit Duration (Notes 3, 4)
Supply Voltages (V+–V-) 13.2V

Voltages at Input/Output Pins ±13V Soldering Information

Infrared or Convection (20 sec) 235°C

Wave Soldering (10 sec)
Storage Temperature Range
Junction Temperature (Note 7)

260°C -65°C to +150°C +150°C

# **Operating Conditions** (Note 1)

Supply Voltage (V+–V-) 2.7V to 12V

Operating Temperature Range

(Notes 5, 6) -40°C to +125°C

Package Thermal Resistance

(Notes 5, 6)

24-Pin LLP 38°C/W

**12V DC Electrical Characteristics** Unless otherwise specified, all limits are guaranteed for  $T_J = 25^{\circ}$ C,  $V_{CCI} = V_{CCO} = 12V$ ,  $V_{FF} = 0V$ ,  $R_I = 50\Omega$  to  $V_{CCO} - 2V$ ,  $V_{CM} = 300$  mV,  $R_{HYS} = 1$  k $\Omega$ . **Boldface** limits apply at temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	<b>Typ</b> (Note 7)	Max (Note 8)	Units
INPUT C	HARACTERISTICS					
I <sub>B</sub>	Input Bias Current	$\rm V_{IN}$ Differential = 0V; $\rm R_{HYS}$ = 8 $\rm k\Omega$ Biased at $\rm V_{CM}$	-5	-2.9		μA
I <sub>os</sub>	Input Offset Current	V <sub>IN</sub> Differential = 0V	-250	40	+250	nA
TC I <sub>os</sub>	Input Offset Current TC	V <sub>IN</sub> Differential = 0V		0.2		nA/°C
V <sub>os</sub>	Input Offset Voltage		-8	-2	+8	mV
TC V <sub>os</sub>	Input Offset Voltage TC			12		μV/°C
V <sub>RI</sub>	Input Voltage Range	for CMRR ≥ 50 dB	V <sub>EE</sub> -0.2		V <sub>CCI</sub> -1.5	٧
V <sub>RID</sub>	Input Differential Voltage Range		-1		+1	٧
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le V_{CC1} - 0.2$		80		dB
PSRR	Power Supply Rejection Ratio			80		dB
A <sub>V</sub>	Active Gain			53		dB
Hyst	Hysteresis	$R_{HYS} = 0\Omega$		55	100	mV
LATCH I	ENABLE CHARACTERISTICS					
I <sub>B-LE</sub>	Latch Enable Bias Current	Biased at RSPECL Level		3	10	μA
V <sub>OS-LE</sub>	Latch Enable Offset Voltage	Biased at RSPECL Level		-5		mV
V <sub>RI-LE</sub>	Latch Enable Voltage Range	for CMRR ≥ 50 dB	V <sub>EE</sub> +1.4		V <sub>CCO</sub> -0.8	٧
V <sub>RID-LE</sub>	Latch Enable Differential Voltage Range			±0.4		V
ОИТРИТ	CHARACTERISTICS					
V <sub>OH</sub>	Output Voltage High	V <sub>IN</sub> Differential = 50 mV		V <sub>CCO</sub> -1.1V		mV
V <sub>OL</sub>	Output Voltage Low	V <sub>IN</sub> Differential = 50 mV		V <sub>CCO</sub> -1.5V		mV
V <sub>OD</sub>	Output Voltage Differential	V <sub>IN</sub> Differential = 50 mV		360		mV
POWER	SUPPLIES					
I <sub>vccı</sub>	V <sub>CCI</sub> Supply Current/ Channel			6.5	10 <b>12</b>	mA
I <sub>vcco</sub>	V <sub>CCO</sub> Supply Current/ Channel	Load Current Excluded		16.3	20 <b>25</b>	mA

12 AC Electrical Characteristics Unless otherwise specified, all limits are guaranteed for  $T_J = 25^{\circ}\text{C}$ ,  $V_{\text{CCI}} = V_{\text{CCO}} = 12\text{V}$ ,  $V_{\text{EE}} = 0\text{V}$ ,  $P_{\text{EE}} = 12\text{V}$ ,  $P_{\text{EE}} = 12\text{V}$ ,  $P_{\text{CCI}} = 12$ 

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
TR	Maximum Toggle Rate	Overdrive = ±50 mV; C <sub>L</sub> = 2 pF @ 50% of Output Swing		4		Gb/s
	Minimum Pulse Width	Overdrive = ±50 mV; C <sub>L</sub> = 2 pF @ 50% of Output Swing		255		ps
	Jitter	Overdrive = $\pm 50$ mV; $C_L = 2$ pF @ Freq = 140 MHz		31		fs
t <sub>PDH</sub>	Propagation Delay.	Overdrive 20 mV		818		
	(see Figure 3 application note)	Overdrive 50 mV		723		ps
	Input SR = Constant	Overdrive 100 mV		708		20
	V <sub>IN</sub> Startvalue = V <sub>REF</sub> -100 mV	Overdrive 1V		703		ps
t <sub>OD-disp</sub>	Input Overdrive Dispersion	t <sub>PDH</sub> @ Overdrive 20 mV ↔ 100 mV		110		
		t <sub>PDH</sub> @ Overdrive 100 mV ↔ 1V		5		ps
t <sub>SR-disp</sub>	Input Slew Rate Dispersion	0.1 V/ns to 1 V/ns; Overdrive = 100 mV		48		ps
t <sub>CM-disp</sub>	Input Common Mode Dispersion	SR = 1 V/ns; Overdrive = 100 mV; $0V \le V_{CM} \le V_{CCI}^- 1.5V$		43		ps
Δt <sub>PDLH</sub>	Q to $\overline{Q}$ Time Skew $ t_{PDH} - t_{PD\overline{L}} $	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		24		ps
Δt <sub>PDHL</sub>	Q to $\overline{Q}$ Time Skew $ t_{PDL} - t_{PD\overline{H}} $	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		45		ps
t <sub>r</sub>	Output Rise Time (20%–80%)	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		155		ps
t <sub>f</sub>	Output Fall Time (20%–80%)	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		155		ps
t <sub>sLE</sub>	Latch Setup Time			77		ps
t <sub>hLE</sub>	Latch Hold Time			33		ps
t <sub>PD_LE</sub>	Latch to Output Delay Time			944		ps

# **5V DC Electrical Characteristics** Unless otherwise specified, all limits are guaranteed for $T_J = 25^{\circ}C$ , $V_{CCI} = V_{CCO} = 5V$ , $V_{EE} = 0V$ , $R_L = 50\Omega$ to $V_{CCO}$ -2V, $V_{CM} = 300$ mV, $R_{HYS} = 1$ kΩ.**Boldface** limits apply at temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	<b>Typ</b> (Note 7)	Max (Note 8)	Units
INPUT CH	ARACTERISTICS					
I <sub>B</sub>	Input Bias Current	$V_{IN}$ Differential = 0V; $R_{HYS}$ = 8 k $\Omega$ Biased at $V_{CM}$	-5	-2.6		μA
I <sub>os</sub>	Input Offset Current	V <sub>IN</sub> Differential = 0V	-250	40	+250	nA
TC I <sub>os</sub>	Input Offset Current TC	V <sub>IN</sub> Differential = 0V		0.3		nA/°C
V <sub>os</sub>	Input Offset Voltage		-8	-2	+8	mV
TC V <sub>OS</sub>	Input Offset Voltage TC			12		μV/°C
V <sub>RI</sub>	Input Voltage Range	for CMRR ≥ 50 dB	V <sub>EE</sub> -0.2		V <sub>CCI</sub> -1.5	V
V <sub>RID</sub>	Input Differential Voltage Range		-1		+1	V
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le V_{CC1} - 0.2$		80		dB
PSRR	Power Supply Rejection Ratio			80		dB
A <sub>V</sub>	Active Gain			53		dB
Hyst	Hysteresis	$R_{HYS} = 0\Omega$		55	100	mV
LATCH EI	NABLE CHARACTERISTICS		'			
I <sub>B-LE</sub>	Latch Enable Bias Current	Biased at RSPECL Level		3	10	μΑ
V <sub>OS-LE</sub>	Latch Enable Offset Voltage	Biased at RSPECL Level		+5		mV
V <sub>RI-LE</sub>	Latch Enable Voltage Range	for CMRR ≥ 50 dB	V <sub>EE</sub> +1.4		V <sub>CCO</sub> -0.8	V

3

Symbol	Parameter	Conditions	Min (Note 8)	<b>Typ</b> (Note 7)	Max (Note 8)	Units
$V_{RID\text{-LE}}$	Latch Enable Differential Voltage Range			±0.4		٧
OUTPUT	CHARACTERISTICS		•		-	-
V <sub>OH</sub>	Output Voltage High			V <sub>CCO</sub> -1.1V		mV
V <sub>OL</sub>	Output Voltage Low			V <sub>CCO</sub> -1.5V		mV
V <sub>OD</sub>	Output Voltage Differential			355		mV
POWER S	UPPLIES					
I <sub>VCCI</sub>	V <sub>CCI</sub> Supply Current/ Channel			6.3	10 <b>12</b>	mA
I <sub>VCCO</sub>	V <sub>CCO</sub> Supply Current/ Channel	Load Current Excluded		15.8	20 <b>25</b>	mA

**5V AC Electrical Characteristics** Unless otherwise specified, all limits are guaranteed for  $T_J = 25^{\circ}C$ ,  $V_{CCI} = V_{CCO} = 12V$ ,  $V_{EE} = 0V$ ,  $R_L = 50\Omega$  to  $V_{CCO}$ -2V,  $V_{CM} = 300$  mV,  $R_{HYS} = none$ . **Boldface** limits apply at temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
TR	Maximum Toggle Rate	Overdrive = $\pm 50 \text{ mV}$ ; $C_L = 2 \text{ pF}$	(11010-0)	3.9	(11010 0)	Gb/s
		@ 50% of Output Swing				
	Minimum Pulse Width	Overdrive = $\pm 50$ mV; $C_L = 2$ pF		260		ps
		@ 50% of Output Swing				
	Jitter	Overdrive = $\pm 50$ mV; $C_L = 2$ pF		98		fs
		@ Freq = 140 MHz				
t <sub>PDLH</sub>	Propagation Delay.	Overdrive 20 mV		783		
	(see Figure 3 application note)	Overdrive 50 mV		718		ps
	Input SR = Constant	Overdrive 100 mV		708		
	V <sub>IN</sub> startvalue = V <sub>REF</sub> - 100 mV	Overdrive 1V		708		ps
t <sub>OD-disp</sub>	Input Overdrive Dispersion	t <sub>PDH</sub> @ Overdrive 20 mV ↔ 100 mV		75		
		t <sub>PDH</sub> @ Overdrive 100 mV ↔ 1V		5		ps
t <sub>SR-disp</sub>	Input Slew Rate Dispersion	0.1 V/ns to 1 V/ns; Overdrive = 100 mV		50		ps
t <sub>CM-disp</sub>	Input Common Mode Dispersion	SR = 1 V/ns; Overdrive = 100 mV;		24		ps
		$0V \le V_{CM} \le V_{CCI}$ - 1.5V				
Δt <sub>PDLH</sub>	Q to $\overline{Q}$ Time Skew $ t_{PDH} - t_{PD\overline{L}} $	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		29		ps
∆t <sub>PDHL</sub>	Q to $\overline{Q}$ Time Skew $ t_{PDL} - t_{PD\overline{H}} $	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		47		ps
t <sub>r</sub>	Output Rise Time (20%-80%)	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		160		ps
t <sub>f</sub>	Output Fall Time (20%-80%)	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		160		ps
t <sub>sLE</sub>	Latch Setup Time			95		ps
t <sub>hLE</sub>	Latch Hold Time			29		ps
t <sub>PD_LE</sub>	Latch to Output Delay Time			893		ps

**2.7V DC Electrical Characteristics** Unless otherwise specified, all limits are guaranteed for  $T_J = 25^{\circ}\text{C}$ ,  $V_{\text{CCI}} = V_{\text{CCO}} = 2.7\text{V}$ ,  $V_{\text{EE}} = 0\text{V}$ ,  $R_{\text{L}} = 50\Omega$  to  $V_{\text{CCO}} - 2\text{V}$ ,  $V_{\text{CM}} = 300$  mV,  $R_{\text{HYS}} = 1$  k $\Omega$ . **Boldface** limits apply at temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 8)	(Note 7)	(Note 8)	
INPUT CH	INPUT CHARACTERISTICS					
I <sub>B</sub>	Input Bias Current	$V_{IN}$ Differential = 0V; $R_{HYS}$ = 8 k $\Omega$ Biased at $V_{CM}$	-5	-2.5		μΑ
Ios	Input Offset Current	V <sub>IN</sub> Differential = 0V	-250	40	+250	nA
TC I <sub>OS</sub>	Input Offset Current TC	V <sub>IN</sub> Differential = 0V		0.2		nA/°C
V <sub>os</sub>	Input Offset Voltage		-8	-2	+8	mV
			-		-	

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
TC V <sub>os</sub>	Input Offset Voltage TC			12		μV/°C
V <sub>RI</sub>	Input Voltage Range	for CMRR ≥ 50 dB	V <sub>EE</sub> -0.2		V <sub>CCI</sub> -1.5	V
$V_{RID}$	Input Differential Voltage Range		-1		+1	V
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le V_{CC1} - 2$		80		dB
PSRR	Power Supply Rejection Ratio			80		dB
A <sub>V</sub>	Active Gain			53		dB
Hyst	Hysteresis	$R_{HYS} = 0\Omega$		55	100	mV
LATCH E	NABLE CHARACTERISTICS		•			
I <sub>B-LE</sub>	Latch Enable Bias Current	Biased at RSPECL Level		3	10	μA
V <sub>OS-LE</sub>	Latch Enable Offset Voltage	Biased at RSPECL Level		<b>-</b> 5		mV
V <sub>RI-LE</sub>	Latch Enable Voltage Range	for CMRR ≥ 50 dB	V <sub>EE</sub> +1.4		V <sub>CCO</sub> -0.8	V
V <sub>RID-LE</sub>	Latch Enable Differential Voltage Range			±0.4		V
OUTPUT	CHARACTERISTICS					
V <sub>OH</sub>	Output Voltage High			V <sub>CCO</sub> -1.1V		mV
V <sub>OL</sub>	Output Voltage Low			V <sub>CCO</sub> -1.5V		mV
V <sub>OD</sub>	Output Voltage Differential			350		mV
POWER S	UPPLIES				· · · · · ·	
I <sub>VCCI</sub>	V <sub>CCI</sub> Supply Current/ Channel			6.2	10 <b>12</b>	mA
I <sub>vcco</sub>	V <sub>CCO</sub> Supply Current/ Channel	Load Current Excluded		15.5	20 <b>25</b>	mA

# $\textbf{2.7V AC Electrical Characteristics} \quad \text{Unless otherwise specified, all limits are guaranteed for } \\ V_{\text{CCI}} = V_{\text{CCO}} = 2.7V, V_{\text{EE}} = 0V, R_{\text{L}} = 50\Omega \text{ to } \\ V_{\text{CCO}} - 2V, V_{\text{CM}} = 300 \text{ mV}, R_{\text{HYS}} = \text{none. } \\ \textbf{Boldface limits apply at temperature extremes.} \\$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 8)	(Note 7)	(Note 8)	
TR	Maximum Toggle Rate	Overdrive = $\pm 50$ mV; $C_L = 2$ pF		3.8		Gb/s
		@ 50% of Output Swing				
	Minimum Pulse Width	Overdrive = $\pm 50$ mV; $C_L = 2$ pF		265		ps
		@ 50% of Output Swing				
	Jitter	Overdrive = $\pm 50 \text{ mV}$ ; $C_L = 2 \text{ pF}$		170		fs
		@ Freq = 140 MHz				
t <sub>PDH</sub>	Propagation Delay.	Overdrive 20 mV		783		20
	(see Figure 3 application note)	Overdrive 50 mV		728		ps
	Input SR = Constant	Overdrive 100 mV		713		
	V <sub>IN</sub> startvalue = V <sub>REF</sub> – 100 mV	Overdrive 1V		718		ps
t <sub>OD-disp</sub>	Input Overdrive Dispersion	t <sub>PDH</sub> @ Overdrive 20 mV ↔ 100 mV		70		nc
		t <sub>PDH</sub> @ Overdrive 100 mV ↔ 1V		5		ps
t <sub>SR-disp</sub>	Input Slew Rate Dispersion	0.1 V/ns to 1 V/ns; Overdrive = 100 mV		54		ps
t <sub>CM-disp</sub>	Input Common Mode	SR = 1 V/ns; Overdrive = 100 mV;		12		ps
	Dispersion	0V ≤ V <sub>CM</sub> ≤ V <sub>CCI</sub> - 1.5V				
Δt <sub>PDLH</sub>	Q to $\overline{Q}$ Time Skew $ t_{PDH} - t_{PD\overline{L}} $	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		35		ps
∆t <sub>PDHL</sub>	Q to $\overline{Q}$ Time Skew $ t_{PDL} - t_{PD\overline{H}} $	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		53		ps
t <sub>r</sub>	Output Rise Time (20%–80%)	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		165		ps
t <sub>f</sub>	Output Fall Time (20%-80%)	Overdrive = 100 mV; C <sub>L</sub> = 2 pF		165		ps

5

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
t <sub>sLE</sub>	Latch Setup Time			102		ps
t <sub>hLE</sub>	Latch Hold Time			37		ps
t <sub>PD_LE</sub>	Latch to Output Delay Time			906		ps

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 4: Short circuit test is a momentary test. See next note.

Note 5: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.

**Note 6:** Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . See Applications section for information on temperature de-rating of this device.

Note 7: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.


Note 8: All limits are guaranteed by testing or statistical analysis.

Note 9: Positive current corresponds to current flowing into the device.

Note 10: Slew rate is the average of the positive and negative slew rate.

Note 11: Average Temperature Coefficient is determined by dividing the change in a parameter at temperature extremes by the total temperature change.

# **Connection Diagrams**





# **Ordering Information**

Package	Part Number	Package Marking	Transport Media	NSC Drawing
24-Pin LLP	LMH7322SQ	L7322SQ	1k Units Tape and Reel	SQA24A
NOPB	LMH7322SQX	L/3225Q	4.5 Units Tape and Reel	SQA24A


6

# **Typical Performance Characteristics** At $T_J = 25^{\circ}C$ ; $V_{CCI} = +5V$ ; $V_{CCO} = +3.3V$ ; $V_{EE} = -5V$ ; unless otherwise specified.






#### **Propagation Delay vs. Temperature**




20183227


#### Propagation Delay vs. Supply Voltage




#### **Propagation Delay vs. Overdrive Voltage**



Propagation Delay vs. Common Mode Voltage




#### Propagation Delay vs. Slew Rate




20183231


### T<sub>PD</sub> Dispersion vs. Supply Voltage




#### Common Mode Dispersion vs. Supply Voltage




#### Input Current vs. Differential Input Voltage



#### Slew Rate Dispersion vs. Voltage Supply




#### Bias Current vs. Temperature



20183235

#### **Maximum Toggle Rate**



20183237

# **Application Information**

#### INTRODUCTION

The LMH7322 is a high speed comparator with RS(P)ECL (Reduced Swing Positive Emitter Coupled Logic) outputs, and is compatible with LVDS (Low Voltage Differential Signaling) if  $V_{CCO}$  is set to 2.5V. The use of complementary outputs gives a high level of suppression for common mode noise. The very fast rise and fall times of the LMH7322 enable data transmission rates up to several Gigabits per second (Gbps). The LMH7322 inputs have a common mode voltage range that extends 200 mV below the negative supply voltage thus allowing ground sensing in case of single supply. The rise and fall times of the LMH7322 are about 160 ps, while the propagation delay time is about 700 ps. The LMH7322 can operate over the full supply voltage range of 2.7V to 12V, while using single or dual supply voltages. This is a very usefull feature because it provides a flexible way to interface between several high speed logic families. Several setups are shown in the application information section "INTERFACE BETWEEN LOGIC FAMILIES". The outputs are referenced to the positive  $V_{\text{CCO}}$  supply rail. The supply current is 23 mA at 5V (per comparator, load current excluded.) The LMH7322 is available in a 24-Pin LLP package.

- · Input and output topology
- · Specification definitions
- Propagation delay and dispersion
- · Hysteresis and oscillations
- Output
- Applying transmission lines
- PCB layout

#### **INPUT & OUTPUT TOPOLOGY**

All input and output pins are protected against excessive voltages by ESD diodes. These diodes are conducting from the negative supply to the positive supply. As can be seen in Figure 1, both inputs are connected to these diodes. Further protection of the inputs is provided by the two resistors of  $250\Omega,\,$  in conjunction with the string of anti-parallel diodes connected between both bases of the input stage. This combination of resistors and diodes reduces excessive input voltages over the input stage, but is low enough to maintain switching speed to the output signal.

Protection against excessive supply voltages is provided by a power clamp between  $\rm V_{\rm CC}$  and GND.

When using this part be aware of situations in which the differential input voltage level is such that these diodes are conducting. In this case the input current is raised far above the normal value stated in the datasheet tables because input current is flowing through the bypass diode string between both inputs.




FIGURE 1. Equivalent Input Circuitry

The output stage of the LMH7322 is build using two emitter followers, which are referenced to the  $V_{\rm CCO}$  (see Figure 2.) Each of the output transistors is active when a current is flowing through any external output resistor connected to a lower supply rail. The output structure is actually the same as for the old fashioned ECL devices. Activating the outputs is done by connecting the emitters to a termination voltage which lies 2V below the  $V_{\rm CCO}$ . In this case a termination resistor of  $50\Omega$  can be used and a transmission line of  $50\Omega$  can be driven. Another method is to connect the emitters through a resistor to the most negative supply by calculating the right value for the emitter current in accordance with the datasheet tables. Both methods are useful, but they each have good and bad aspects.





FIGURE 2. Equivalent Output Circuitry

The output voltages for '1' and '0' have a difference of approximately 400 mV and are respectively 1.1V (for the '1') and 1.4V (for the '0') below the  $V_{\rm CCO}$ . This swing of 400 mV is enough to drive any LVDS input but can also be used to drive any ECL or PECL input, when the right supply voltage is chosen, especially the right level for the  $V_{\rm CCO}$ .


## **DEFINITIONS**

Symbol	Text	Description
I <sub>B</sub>	Input Bias Current	Current flowing in or out of the input pins, when both are biased at the $V_{\text{CM}}$ voltage as specified in the tables.
los	Input Offset Current	Difference between the input bias current of the inverting and non-inverting inputs.
TC I <sub>OS</sub>	Average Input Offset Current Drift	Temperature coefficient of I <sub>OS</sub> .
V <sub>OS</sub>	Input Offset Voltage	Voltage difference needed between IN+ and IN- to make the outputs change state, averaged for H to L and L to H transitions.
TC V <sub>OS</sub>	Average Input Offset Voltage Drift	Temperature coefficient of V <sub>OS</sub> .
V <sub>RI</sub>	Input Voltage Range	Voltage which can be applied to the input pin maintaining normal operation.
V <sub>RID</sub>	Input Differential Voltage Range	Differential voltage between positive and negative input at which the input clamp is not working. The difference can be as high as the supply voltage but excessive input currents are flowing through the clamp diodes and protection resistors.
CMRR	Common Mode Rejection Ratio	Ratio of input offset voltage change and input common mode voltage change.
PSRR	Power Supply Rejection Ratio	Ratio of input offset voltage change and supply voltage change from $\rm V_{S-MIN}$ to $\rm V_{S-MAX}.$
A <sub>V</sub>	Active Gain	Overall gain of the circuit.
Hyst	Hysteresis	Difference between the switching point '0' to '1' and vice versa.
I <sub>B-LE</sub>	Latch Enable Bias Current	Current flowing in or out of the input pins, when both are biased at normal PECL levels.
I <sub>OS-LE</sub>	Latch Enable Offset Current	Difference between the input bias current of the LE and LE pin.
TC I <sub>OS-LE</sub>	Temp Coefficient Latch Enable Offset Current	Temperature coefficient of I <sub>OS-LE</sub> .
V <sub>OS-LE</sub>	Latch Enable Offset Voltage	Voltage difference needed between LE and $\overline{\text{LE}}$ to place the part in the latched or the transparent state.
TC V <sub>OS-LE</sub>	Temp Coefficient Latch Enable Offset Voltage	Temperature coefficient of V <sub>OS-LE</sub> .
V <sub>RI-LE</sub>	Latch Enable Voltage Range	Voltage which can be applied to the LE input pins without damaging the device.
V <sub>RID-LE</sub>	Latch Enable Differential Voltage Range	Differential Voltage between LE and $\overline{\text{LE}}$ at which the clamp isn't working. The difference can be as high as the supply voltage but excessive input currents are flowing through the clamp diodes and protection resistors.
V <sub>OH</sub>	Output Voltage High	High state single ended output voltage ( $\overline{Q}$ or Q) (see Figure 17).
V <sub>OL</sub>	Output Voltage Low	Low state single ended output voltage $(\overline{Q} \text{ or } Q)$ (see <i>Figure 17</i> ).
V <sub>OD</sub>	average of V <sub>ODH</sub> and V <sub>ODL</sub>	$(V_{ODH} + V_{ODL})/2$ .
I <sub>VCCI</sub>	Supply Current Input Stage	Supply current into the input stage.
I <sub>vcco</sub>	Supply Current Output Stage	Supply current into the output stage while current through the load resistors is excluded.
I <sub>VEE</sub>	Supply Current V <sub>EE</sub> pin	Current flowing to the negative supply pin.
TR	Maximum Toggle Rate	Maximum frequency at which the outputs can toggle between the nominal $V_{\text{OH}}$ and $V_{\text{OL}}$ .
PW	Pulse Width	Time from 50% of the rising edge of a signal to 50% of the falling edge.

Symbol	Text	Description
t <sub>PDH</sub> resp t <sub>PDL</sub>	Propagation Delay	Delay time between the moment the input signal crosses the switching level L to H and the moment the output signal crosses 50% of the rising edge of Q output ( $t_{PDH}$ ), or Delay time between the moment the input signal crosses the switching level H to L and the moment the output signal crosses 50% of the falling edge of Q output ( $t_{PDL}$ ).
t <sub>PD□</sub> resp t <sub>PDH</sub>		Delay time between the moment the input signal crosses the switching level L to H and the moment the output signal crosses 50% of the falling edge of $\overline{Q}$ output ( $t_{PD\overline{L}}$ ), or delay time between the moment the input signal crosses the switching level H to L and the moment the output signal crosses 50% of the rising edge of $\overline{Q}$ output ( $t_{PD\overline{H}}$ ).
t <sub>PDLH</sub>		Average of $t_{PDH}$ and $t_{PD\overline{L}}$ .
t <sub>PDHL</sub>		Average of $t_{PDL}$ and $t_{PD\overline{H}}$ .
t <sub>PD</sub>		Average of t <sub>PDLH</sub> and t <sub>PDHL</sub> .
t <sub>PDHd</sub> resp t <sub>PDLd</sub>		Delay time between the moment the input signal crosses the switching level L to H and the zero crossing of the rising edge of the differential output signal ( $t_{PDHd}$ ), or delay time between the moment the input signal crosses the switching level H to L and the zero crossing of the falling edge of the differential output signal ( $t_{PDLd}$ ).
t <sub>OD-disp</sub>	Input Overdrive Dispersion	Change in t <sub>PD</sub> for different overdrive voltages at the input pins.
t <sub>SR-disp</sub>	Input Slew Rate Dispersion	Change in t <sub>PD</sub> for different slew rates at the input pins.
t <sub>CM-disp</sub>	Input Common Mode Dispersion	Change in t <sub>PD</sub> for different common mode voltages at the input pins.
Δt <sub>PDLH</sub> resp Δt <sub>PDHL</sub>	Q to $\overline{\mathbb{Q}}$ Time Skew	Time skew between 50% levels of the rising edge of $\overline{Q}$ output and the falling edge of output ( $\Delta t_{PDLH}$ ), or time skew between 50% levels of falling edge of $\overline{Q}$ output and rising edge of $\overline{Q}$ output ( $\Delta t_{PDHL}$ ).
$\Delta t_{PD}$	Average Q to Q Time Skew	Average of t <sub>PDLH</sub> and t <sub>PDHL</sub> for L to H and H to L transients.
ΔtP <sub>Dd</sub>	Average Diff. Time Skew	Average of t <sub>PDHd</sub> and t <sub>PDLd</sub> for L to H and H to L transients.
t <sub>r</sub> / t <sub>rd</sub>	Output Rise Time (20% - 80%)	Time needed for the (single ended or differential) output voltage to change from 20% of its nominal value to 80%.
t <sub>f</sub> / t <sub>fd</sub>	Output Fall Time (20% - 80%)	Time needed for the (single ended or differential) output voltage to change from 80% of its nominal value to 20%.
t <sub>s</sub> LE	Latch Setup Time	Time the input signal has to be stable before enabling the latch functionality.
t <sub>h</sub> LE	Latch Hold Time	Time the input signal has to remain stable after enabling the latch functionality.
t <sub>PD-LE</sub>	Latch to Output Delay Time	Delay time between the moment the latch input crosses the switching level H to L and the moment the differential output signal crosses the 50% level.  Note: input signal is opposite to output signal when latch becomes enabled.



**FIGURE 3. Timing Definitions** 



**FIGURE 4. LE Timing** 

# **Pin Descriptions**

Pin	Name	Description		Comment
1.	VCCOA	Positive Supply Output Stage	part A	The supply pin for the output stage is independent of the supply pin for the input pin. This allows output levels of different logic families.
2.	LEA	Latch Enable Input	part A	Logic '1' sets the part on hold. Logic levels are RSPECL (Reduced Swing PECL) compatible.
3.	LEA	Latch Enable Input Not	part A	Logic '0' sets the part on hold. Logic levels are RSPECL compatible.
4.	VEEA	Negative Supply	part A	The supply pin for the negative supply is connected to the VEEB via a string of two anti-parallel diodes (see <i>Figure 1</i> )
5.	VCCIA	Positive Supply for Input Stage	part A	The supply pin for the input stage is independent of the supply for the output stage.
6.	RHYSA	Hysteresis Resistor	part A	The hysteresis voltage is determined by connecting a resistor from this pin to RHREFA.
7.	INA-	Negative Input	part A	Input for analog voltages between 200 mV below VEEA and 2V below VCCIA.
8.	INA+	Positive Input	part A	Input for analog voltages between 200 mV below VEEA and 2V below VCCIA.
9.	RHREFA	Reference Voltage Hysteresis Resistor	part A	The hysteresis voltage is determined by connecting a resistor from this pin to RHYSA.
10.	RHREFB	Reference Voltage Hysteresis Resistor	part B	The hysteresis voltage is determined by connecting a resistor from this pin to RHYSB.
11.	INB+	Positive Input	part B	Input for analog voltages between 200 mV below VEEB and 2V below VCCIB.
12.	INB-	Negative Input	part B	Input for analog voltages between 200 mV below VEEB and 2V below VCCIB.
13.	RHYSB	Hysteresis Resistor	part B	The hysteresis voltage is determined by connecting a resistor from this pin to RHREFB.
14.	VCCIB	Positive Supply for Input Stage	part B	The supply pin for the input stage is independent of the supply for the output stage.
15.	VEEB	Negative Supply	part B	The supply pin for the negative supply is connected to the VEEA via a string of two anti-parallel diodes (see <i>Figure 1</i> ).
16.	LEB	Latch Enable Input Not	part B	Logic '0' sets the part on hold. Logic levels are RSPECL compatible.
17.	LEB	Latch Enable Input Logic	part B	'1' sets the part on hold. Logic levels are RSPECL compatible.
18.	VCCOB	Positive Supply for Output Stage	part B	The supply pin for the output stage is independent of the supply pin for the input pin. This allows output levels of different logic families.
19.	QB	Inverted Output	part B	Output levels are determined by the choice of VCCOB.
20.	QB	Output	part B	Output levels are determined by the choice of VCCOB.
21.	VCCOB	Positive Supply for Output Stage	part B	See other VCCOB
22.	VCCOA	Positive Supply for Output Stage	part A	See other VCCOA.
23.	QA	Output	part A	Output levels are determined by the choice of VCCOA.
24.	QA	Inverted Output	part A	Output levels are determined by the choice of VCCOA.

#### **TIPS & TRICKS USING THE LMH7322**

In this section several aspects are discussed concerning special applications using the LMH7322.

This concerns the LE function, the connection of the DAP in conjunction to the  $V_{\text{EE}}$  pins and the use of this part as an interface between several logic families.

#### THE LATCH ENABLE PINS

The latch function is intended to stop the device from comparing the signals on both input pins. If the latch function is enabled the output is frozen and the logic information on the output pins, present at that moment is held until the latch function is disabled. The timing of this process can be seen in Figure 4. The input levels for the latch pins should comply with RSPECL, but can also be driven with PECL type of signals if the minimum supply (V $_{\rm CCO}$  –V $_{\rm EE})$  is larger or equal to 3.3V. The minimum differential latch input voltage should be 100 mV. Another possibility to set the LE function in a steady state is to connect the pins via a resistor to the power supply. If the LE pin is connected to  $V_{\text{EE}}$  via a resistor of 10  $k\Omega$  and the LE-not pin is connected via  $10 \text{ k}\Omega$  to the  $V_{CCO}$  pin the part is continuously on. Since the latch input stage is referenced to V<sub>CCO</sub>, the resistors to set the LE function should be connected to this voltage. This is very important when working with different voltages for  $\mathbf{V}_{\text{CCI}}$  and  $\mathbf{V}_{\text{CCO}}.$  If connected to the wrong supply the latch function will not work.

#### THE DAP AND THE VEE PINS

To assure that there is no voltage difference between both  $V_{EE}$  connections and the DAP (Die Attach Paddle), the  $V_{EE}$  pins of part 1 and part 2 are connected together via the DAP. Both  $V_{EE}$  pins are also connected together via two anti-parallel connected diodes. This can be seen in *Figure 5*.




FIGURE 5. DAP Connection

This is done in case of one of the  $V_{\text{EE}}$  pins is used to power the LMH7322, or when the negative supply is provided via the DAP connection.

#### INTERFACE BETWEEN LOGIC FAMILIES

As can be seen in the typical schematics (see the first part of the datasheet) the LMH7322 can be used to interface between different logic families. The feature that facilitates this property is the fact that the input stage and the output stage use different positive power supply pins which can be used at different supply voltages. The negative supply pins are connected together for both parts. Using the power pins at different supply voltages makes it possible to create several translations for logic families. It is possible to translate from logic at negative voltage levels such as ECL to logic at positive levels such as RSPECL and LVDS and vice versa.

#### Interface from ECL to RSPECL

The supply pin  $V_{CCI}$  can be connected to ground because the input levels are negative and the  $V_{CCO}$  pin must operate at 5V to create the RSPECL levels (see *Figure 6*). When working with ECL, the negative supply pin ( $V_{EE}$ ) can be connected to the -5.2V ECL supply voltage.




FIGURE 6. ECL TO RSPECL

#### Interface from PECL to (RS)ECL

The conversion from PECL to RS-ECL is possible when connecting the  $\rm V_{\rm CCI}$  pin to +5V, which allows the input stage to handle these positive levels. The  $\rm V_{\rm CCO}$  pin must be connected to the ground level in order to create the RSECL levels. The

high level of the output of the LMH7322 is normally 1.1V below the  $V_{CCO}$  supply voltage, and the low level is 1.5V below this supply. The output levels are now –1100 mV for the logic '1' and –1500 mV for the logic '0' (see *Figure 7*). In the same way the  $V_{EE}$  can be connected to the ECL supply voltage of –5.2V.




FIGURE 7. PECL TO RSECL

#### Interface from Analog to LVDS

As seen in *Figure 8*, the LMH7322 can be configured to create LVDS levels. This is done by connecting the V<sub>CCO</sub> to 2.5V. As discussed before the output levels are now at V<sub>CCO</sub> –1.1V for the logic '1' and at V<sub>CCO</sub> –1.5V for the logic '0'. These levels of 1000 mV and 1400 mV comply with the LVDS levels. As can be seen in this setup, an AC coupled signal via a transmission line is used. This signal is terminated with  $50\Omega$ .




FIGURE 8. ANALOG TO LVDS

Figure 9 shows a standard comparator setup which creates RSPECL levels because the  $V_{CCO}$  supply voltage is +5V. In this case the  $V_{EE}$  pin is connected to the ground level. The  $V_{CCI}$  pin is connected to the  $V_{CCO}$  pin because there is no need to use different positive supply voltages. The input signal is AC coupled to the positive input. To maintain reliable results the input pins IN+ and IN− are biased at 1.4V through a resistive divider using a resistor of 1 kΩ to ground and a resistor of 2.5 kΩ to the  $V_{CC}$  and by adding two decoupling capacitors. Both inputs are connected to the bias level by the use of a 10 kΩ resistor. With this input configuration the input

stage can work in a linear area with signals of approximately 3  $V_{PP}$  (see input level restrictions in the data tables.)




FIGURE 9. Standard Setup

#### **DELAY AND DISPERSION**

Comparators are widely used to connect the analog world to the digital one. The accuracy of a comparator is dictated by its DC properties, such as offset voltage and hysteresis, and by its timing aspects, such as rise and fall times and delay. For low frequency applications most comparators are much faster than the analog input signals they handle. The timing aspects are less important here than the accuracy of the input switching levels. The higher the frequencies, the more important the timing properties of the comparator become, because the response of the comparator can make a noticeable change in critical parameters such as time frame or duty cycle. A designer has to know these effects and has to deal with them. In order to predict what the output signal will do, several parameters are defined which describe the behavior of the

comparator. For a good understanding of the timing parameters discussed in the following section, a brief explanation is given and several timing diagrams are shown for clarification.

#### **PROPAGATION DELAY**

The propagation delay parameter is described in the definition section. Due to this definition there are two parameters,  $t_{\text{PDH}}$  and  $t_{\text{PDL}}$  (Figure 10). Both parameters do not necessarily have the same value. It is possible that differences will occur due to a different response of the internal circuitry. As a derivative of this effect another parameter is defined:  $\Delta t_{\text{PD}}$ . This parameter is defined as the absolute value of the difference between  $t_{\text{PDH}}$  and  $t_{\text{PDL}}$ .




FIGURE 10. Propagation Delay

If  $\Delta t_{PD}$  is not zero, duty cycle distortion will occur. For example when applying a symmetrical waveform (e.g. a sinewave) at the input, it is expected that the comparator will produce a symmetrical square wave at the output with a duty cycle of 50%. When  $t_{\text{PDH}}$  and  $t_{\text{PDL}}$  are different, the duty cycle of the output signal will not remain at 50%, but will be increased or decreased. In addition to the propagation delay parameters for single ended outputs discussed before, there are other parameters in the case of complementary outputs. These parameters describe the delay from input to each of the outputs and the difference between both delay times (See Figure 11.) When the differential input signal crosses the reference level from L to H, both outputs will switch to their new state with some delay. This is defined as  $t_{\text{PDH}}$  for the Q output and  $t_{PDI}$  for the  $\overline{Q}$  output, while the difference between both signals is defined as  $\Delta t_{\text{PDLH}}$ . Similar definitions for the falling slope of the input signal can be seen in Figure 3.




FIGURE 11. tpD with Complementary Outputs

Both output circuits should be symmetrical. At the moment one output is switching 'on' the other is switching 'off' with ideally no skew between both outputs. The design of the LMH7322 is optimized so that this timing difference is minimized. The propagation delay,  $t_{\text{PD}}$ , is defined as the average delay of both outputs at both slopes:  $(t_{\text{PDLH}} + t_{\text{PDHL}})/2$ .

Both overdrive and starting point should be equally divided around the  $V_{\text{REF}}$  (absolute values).

#### **DISPERSION**

There are several circumstances that will produce a variation of the propagation delay time. This effect is called dispersion.

#### **Amplitude Overdrive Dispersion**

One of the parameters that causes dispersion is the amplitude variation of the input signal. *Figure 12* shows the dispersion due to a variation of the input overdrive voltage. The overdrive is defined as the 'go to' differential voltage applied to the inputs. *Figure 12* shows the impact it has on the propagation delay time if the overdrive is varied from 10 mV to 100 mV. This parameter is measured with a constant slew rate of the input signal.




FIGURE 12. Overdrive Dispersion

The overdrive dispersion is caused by the switching currents in the input stage which is dependent on the level of the differential input signal.

#### **Slew Rate Dispersion**

The slew rate is another parameter that affects propagation delay. The higher the input slew rate, the faster the input stage switches (See *Figure 13*).




FIGURE 13. Slew Rate Dispersion

A combination of overdrive and slew rate dispersion occurs when applying signals with different amplitudes at constant frequency. A small amplitude will produce a small voltage change per time unit (dV/dt) but also a small maximum switching current (overdrive) in the input transistors. High amplitudes produce a high dV/dt and a bigger overdrive.

#### **Common Mode Dispersion**

Dispersion will also occur when changing the common mode level of the input signal (Figure~14). When  $V_{REF}$  is swept through the CMVR (Common Mode Voltage Range), It results in a variation of the propagation delay time. This variation is called Common Mode Dispersion.




FIGURE 14. Common Mode Dispersion

All of the dispersion effects described previously influence the propagation delay. In practice the dispersion is often caused by a combination of more than one varied parameter.

#### **HYSTERESIS & OSCILLATIONS**

In contrast to an op amp, the output of a comparator has only two defined states '0' or '1.' Due to finite comparator gain however, there will be a small band of input differential voltage where the output is in an undefined state. An input signal with fast slopes will pass this band very quickly without problems. During slow slopes however, passing the band of uncertainty can take a relatively long time. This enables the comparators output to switch back and forth several times between '0' and '1' on a single slope. The comparator will switch on its input noise, ground bounce (possible oscillations), ringing etc. Noise in the input signal will also contribute to these undesired switching actions. The next sections explain these phenomena in situations where no hysteresis is applied, and discuss the possible improvement hysteresis can give.

#### **Using No Hysteresis**

Figure 15 shows what happens when the input signal rises from just under the threshold  $V_{\rm REF}$  to a level just above it. From the moment the input reaches the lowest dotted line around  $V_{\rm REF}$  at t=0, the output toggles on noise etc. Toggling ends when the input signal leaves the undefined area at t=1. In this example the output was fast enough to toggle three times. Due to this behavior digital circuitry connected to the output will count a wrong number of pulses. One way to prevent this is to choose a very slow comparator with an output that is not able to switch more than once between '0' and '1' during the time the input state is undefined.




FIGURE 15. Oscillations on Output Signal

In most circumstances this is not an option because the slew rate of the input signal will vary.

#### **Using Hysteresis**

A good way to avoid oscillations and noise during slow slopes is the use of hysteresis. For this purpose the switching level is forced to a new level at the moment the input signal crosses this level. This can be seen in *Figure 16*.




FIGURE 16. Hysteresis

In this picture there are two dotted lines A and B, both indicating the resulting level at which the comparator output will switch over. Assume that for this situation the input signal is connected to the negative input and the switching level (V<sub>REF</sub>) to the positive input. The LMH7322 has a hysteresis pin, so a resistor connected to this pin determines the variation of the  $\mathbf{V}_{\mathsf{REF}}$  level dependent on the state of the output. The hysteresis pin must be connected to the  $V_{\text{EE}}$  and can be varied from a short to an open pin. A short to V<sub>EE</sub> means the highest hysteresis voltage variation and an open pin means no level variation. The input level of Figure 16 starts much lower as the reference level and this means that the state of the input stage is well defined with the inverting input much lower than the non-inverting input. As a result the output will be in the high state. Internally the switching level is at A, with the input signal sloping up, this situation remains until  $V_{IN}$  crosses level A at t=1. Now the output toggles, and the internal switching level is lowered to level B. So before the output has the possibility to toggle again, the difference between the inputs is made sufficient to have a stable situation again. When the input signal comes down from high to low, the situation is stable until level B is reached at t=0. At this moment the output will toggle back, and the circuit is back in the starting situation with the inverting input at a much lower level than the non inverting input. In the situation without hysteresis, the output will toggle exactly at  $V_{\text{REF}}$ . With hysteresis this happens at the internally introduced levels A and B, as can be seen in Figure 16. Varying the levels A and B due to the change of the hysteresis resistor will also vary the timing of t=0 and t=1. When designing a circuit be aware of this effect. Introducing hysteresis will cause some time shift between output and input (e.g. duty cycle variations), but will eliminate undesired switching of the output.

## The Output

#### **OUTPUT SWING PROPERTIES**

The LMH7322 has differential outputs which means that both outputs have the same swing but in opposite directions (See Figure 17). Both outputs swing around the common mode output voltage ( $V_O$ ). This voltage can be measured at the midpoint between two equal resistors connected to each output. The absolute value of the difference between both voltages is called  $V_{OD}$ . The outputs cannot be held at the  $V_O$  level because of their digital nature. They only cross this level during a transition. Due to the symmetrical structure of the circuit, both output voltages cross at  $V_O$  regardless of whether the output changes from '0' to '1' or vise versa.




FIGURE 17. Output Swing

#### LOADING THE OUTPUT

Both outputs are activated when current is flowing through a resistor that is externally connected to  $V_T$ . The termination voltage should be set 2V below the  $V_{CCO}$ . This makes it possible to terminate each of the outputs directly with  $50\Omega,$  and if needed to connect through a transmission line with the same impedance (see Figure 18). Due to the low ohmic nature of the output emitter followers and the  $50\Omega$  load resistor, a capacitive load of several pF does not dramatically affect the speed and shape of the signal. When transmitting the signal from one output to any input the termination resistor should match the transmission line. The capacitive load  $(C_p)$  will distort the received signal. When measuring this input with a probe, a certain amount of capacitance from the probe is parallel to the termination resistor. The total capacitance can be as large as 10 pF. In this case there is a pole at:

 $f = 1/(2*\pi*C*R)$ 

 $f = 1e9/\pi$ 

f = 318 MHz

In this case the current  $I_P$  has the same value as the current through the termination resistor. This means that the voltage drops at the input and the rise and fall times are dramatically different from the specified numbers for this part.

Another parasitic capacity that can affect the output signal is the capacity directly between both outputs, called  $C_{PAR}$  (see Figure 18). The LMH7322 has two complementary outputs so there is the possibility to transport the output signal by a symmetrical transmission line. In this case both output tracks form a coupled line with their own parasitics and both receiver inputs connected to the transmission line. Actually the line termination looks like  $100\Omega$  and the input capacities, which are in series, are parallel to the  $100\Omega$  termination. The best way to measure the input signal is to use a differential probe directly across both inputs. Such a probe is very suitable for measuring these fast signals because it has good high frequency characteristics and low parasitic capacitance.




FIGURE 18. Parasitic Capacities

# TRANSMISSION LINES & TERMINATION TECHNOLOGIES

The LMH7322 uses complementary RSPECL outputs and emitter followers, which means high output current capability and low sensitivity to parasitic capacitance. The use of Reduced Swing Positive Emitter Coupled Logic reduces the supply voltage to 2.7V, being the lowest possible value, and raises the maximum frequency response. Data rates are growing, which requires increasing speed. Data is not only connected to other IC's on a single PCB board but, in many cases, there are interconnections from board to board or from equipment to equipment. Distances can be short or long but it is always necessary to have a reliable connection, which consumes low power and is able to handle high data rates. The complementary outputs of the LMH7322 make it possible to use symmetrical transmission lines The advantage over single ended signal transmission is that the LMH7322 has higher immunity to common mode noise. Common mode signals are signals that are equally apparent on both lines and because the receiver only looks at the difference between both lines, this noise is canceled.

#### **Maximum Bit Rates**

The rise and fall times are very important specifications in high speed circuits. In fact these times determine the maximum toggle rate of the part. Rise and fall times are normally specified at 20% and 80% of the signal amplitude (60% difference). The maximum toggle rate is defined at an amplitude of 50% of the nominal output signal. In order to know what the maximum toggle rate is, it is required to recalculate the rise and fall times to 50% swing instead of 60%.

Using a rise and fall time of 160 ps the calculated maximum bit rate is as follows:

f = 1/(2\*((50/60) \* 160e-12))

f = 3.75 GHz

which means a maximum bit rate of 7.5 Gb. During one frequency period, 2 bits of NRZ (Non Return to Zero) format can be transmitted (see *Figure 19*).





FIGURE 19. Bit Rates

#### **Need for Terminated Transmission Lines**

During the 1980's and 90's, National fabricated the 100K ECL logic family. The rise and fall time specifications were 0.75 ns, which are considered very fast. If sufficient care has not been given in designing the transmission lines and choosing the correct terminations, then errors in digital circuits are introduced. To be helpful to designers that use ECL with "old" PCB-techniques, the 10K ECL family was introduced with a rise and fall time specification of 2 ns. This was much slower and easier to use. The RSPECL output signals of the LMH7322 have transition times that extend the fastest ECL family. A careful PCB design is needed using RF techniques for transmission and termination. Transmission lines can be formed in several ways. The most commonly used types are the coaxial cable and the twisted pair telephony cable (*Figure 20*).



20183223

FIGURE 20. Cable Types

These cables have a characteristic impedance determined by their geometric parameters. Widely used impedances for the coaxial cable are  $50\Omega$  and  $75\Omega$ . Twisted pair cables have impedances of about  $120\Omega$  to  $150\Omega$ .

Other types of transmission lines are the strip line and the micro strip line. These last types are used on PCB boards. They have the characteristic impedance dictated by the physical dimensions of a track placed over a metal ground plane (see *Figure 21*).




FIGURE 21. PBC Lines

#### **Differential Microstrip**

Line The transmission line which is ideally suited for complementary signals is the differential microstrip line. This is a double microstrip line with a narrow space in between. This means both lines have strong coupling and this determines the characteristic impedance. The fact that they are routed above a copper plane does not affect differential impedance. only CM-capacitance is added. Each of the structures above has its own geometric parameters, so for each structure there is different formula to calculate the right impedance. For calculations on these transmission lines visit the National website or order RAPIDESIGNER. At the end of the transmission line there must be a termination having the same impedance as that of the transmission line itself. It does not matter what impedance the line has, if the load has the same value no reflections will occur. When designing a PCB board with transmission lines on it, space becomes an important item especially on high density boards. With a single microstrip line, line width is fixed for given impedance and a board material. Other line widths will result in different impedances.

#### **Advantages of Differential MicrostripLines**

Impedances of transmission lines are always dictated by their geometric parameters. This is also true for differential microstrip lines. Using this type of transmission line, the distance of the track determines the resulting impedance. So, if the PCB manufacturer can produce reliable boards with low track spacing the track width for a given impedance is also small. The wider the spacing, the wider tracks are needed for a specific impedance. For example two tracks of 0.2 mm width and 0.1 mm spacing have the same impedance as two tracks of 0.8 mm width and 0.4 mm spacing. With high-end PCB processes, it is possible to design very narrow differential microstrip transmission lines. It is desirable to use these to create optimal connections to the receiving part or the terminating resistor, in accordance to their physical dimensions. Seen from the comparator, the termination resistor must be connected at the far end of the line. Open connections after the termination resistor (e.g. to an input of a receiver) must be as short as possible. The allowed length of such connections varies with the received transients. The faster the transients, the shorter the open lines must be to prevent signal degradation.


# PCB LAYOUT CONSIDERATIONS AND COMPONENT VALUE SELECTION

High frequency designs require that both active and passive components be selected from those that are specially designed for this purpose. The LMH7322 is fabricated in a 24pin LLP package intended for surface mount design. For reliable high speed design it is highly recommended to use small surface mount passive components because these packages have low parasitic capacitance and low inductance simply because they have no leads to connect them to the PCB. It is possible to amplify signals at frequencies of several hundreds of MHz using standard through-hole resistors. Surface mount devices however, are better suited for this purpose. Another important issue is the PCB itself, which is no longer a simple carrier for all the parts and a medium to interconnect them. The PCB becomes a real component itself and consequently contributes its own high frequency properties to the overall performance of the circuit. Good practice dictates that a high frequency design have at least one ground plane, providing a low impedance path for all decoupling capacitors and other ground connections. Care should be given especially that on-board transmission lines have the same impedance as the cables to which they are connected. Most single ended applications have  $50\Omega$  impedance (75 $\Omega$  for video and cable TV applications). Such low impedance, single ended microstrip transmission lines usually require much wider traces (2 to 3 mm) on a standard double sided PCB board than needed for a 'normal' trace. Another important issue is that inputs and outputs should not 'see' each other. This occurs if input and output tracks are routed in parallel over the PCB with only a small amount of physical separation, particularly when the difference in signal level is high. Furthermore, components should be placed as flat and low as possible on the surface of the PCB. For higher frequencies a long lead can act as a coil, a capacitor or an antenna. A pair of leads can even form a transformer. Careful design of the PCB minimizes oscillations, ringing and other unwanted behavior. For ultra high frequency designs only surface mount components will give acceptable results. (For more information see OA-15).

NSC suggests the following evaluation board as a guide for high frequency layout and as an aid in device testing UL-V94V-0

551013148-001 Rev A

# Physical Dimensions inches (millimeters) unless otherwise noted



24-Pin LLP Package NS Package Number SQA24A

# **Notes**

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email:

Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208

Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560