


#### Features


- Organization: 65,536 words × 8 bits
- High speed
  - 12/15/20/25/35 ns address access time
  - 3/4/5/6/8 ns output enable access time
- Low power consumption
  - Active: 688 mW max (12 ns cycle)
  - Standby: 27.5 mW max, CMOS I/O
    - 4.25 mW max, CMOS I/O, L version
- Very low DC component in active power
- 2.0V data retention (L version)
- Equal access and cycle times

- Easy memory expansion with CE1, CE2, OE inputs
- TTL-compatible, three-state I/O
  - 32-pin JEDEC standard packages
- 300 mil PDIP and SOJ Socket compatible with 7C256 and 7C1024
- 525 mil SOIC
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

### Logic block diagram



#### Pin arrangement



## Selection guide

		7C512-12	7C512-15	7C512-20	7C512-25	7C512-35	Unit
Maximum address access time		42.5	15	20	25	35	ns
Maximum output enable access time		. 4 .	4	5 .	6	8	ns
Maximum operating current			115	105	95	80	mA
Maximum CMOS standby current			5.0	5.0	5.0	5.0	mA
	L	0.75	0.75	0.75	0.75	0.75	mA

Shaded areas contain advance information.



#### Functional description

The AS7C512 is a high performance CMOS 524,288-bit Static Random Access Memory (SRAM) organized as 65,536 words  $\times$  8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 12/15/20/25/35 ns with output enable access times ( $t_{OE}$ ) of 3/4/5/6/8 ns are ideal for high performance applications. Active high and low chip enables ( $\overline{CEI}$ ,  $\overline{CE2}$ ) permit easy memory expansion with multiple-bank memory systems.

When  $\overline{\text{CE1}}$  is HIGH or CE2 is LOW the device enters standby mode. The standard AS7C512 is guaranteed not to exceed 27.5 mW power consumption in standby mode; the L version is guaranteed not to exceed 4.25 mW, and typically requires only 800  $\mu$ W. The L version also offers 2.0V data retention, with maximum power of 400  $\mu$ W.

A write cycle is accomplished by asserting write enable (WE) and both chip enables (CE1, CE2). Data on the input pins I/O0-I/O7 is written on the rising edge of WE (write cycle 1) or the active-to-inactive edge of CE1 or CE2 (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).

A read cycle is accomplished by asserting output enable  $(\overline{OE})$  and both chip enables  $(\overline{CE1}, CE2)$ , with write enable  $(\overline{WE})$  HIGH. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single 5V supply. The AS7C512 is packaged in all high volume industry standard packages.

#### Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on any pin relative to GND	V <sub>t</sub>	-0.5	+7.0	V.
Power dissipation	$P_{\mathrm{D}}$	<del>-</del> .	1.0	W
Storage temperature (plastic)	T <sub>stg</sub>	<del>-</del> 55	+150	°C
Temperature under bias	T <sub>bias</sub>	-10	+85	°C
DC output current	I <sub>out</sub>	_	20 (	mA

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Truth table

CE1	CE2	$\overline{WE}$	ŌĒ	Data	Mode
H	. X	X	X	High-Z	Standby (I <sub>SB</sub> , I <sub>SB1</sub> )
X	L	. X	X	High-Z	Standby (I <sub>SB</sub> , I <sub>SB1</sub> )
L	Н	Н	Н	High-Z	Output disable
L	Н	H	L	. D <sub>out</sub>	Read
L	Н	L	X	$\mathrm{D_{in}}$	Write

Key: X = Don't Care, L = LOW, H = HIGH

#### Recommended operating conditions

 $(T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Cl	v <sub>cc</sub>	4.5	5.0	5.5	V
Supply voltage	GND	0.0	0.0	0.0	V
T	V <sub>IH</sub>	2.2	_	V <sub>CC</sub> +1	V
Input voltage	$\overline{\mathrm{v}_{\scriptscriptstyle{\mathrm{I\!L}}}}$	-0.5	. —	0.8	V

 $V_{IL}$  min = -3.0V for pulse width less than  $t_{RC}/2$ 



# DC operating characteristics $^{1}$

( $V_{CC} = 5V \pm 10\%$ , GND = 0V,  $T_a = 0$ °C to +70°C)

			12	-	15	-3	20	-2	25		35	
Parameter	Symbol	Test conditions	Min Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I <sub>LI</sub>	$V_{CC} = Max$ , $V_{in} = GND \text{ to } V_{CC}$		-	1	_	1		1	_	1	μA
Output leakage current	I <sub>LO</sub>	$\overline{\text{CE1}} = \text{V}_{\text{IH}} \text{ or CE2} = \text{V}_{\text{IL}},$ $\text{V}_{\text{CC}} = \text{Max},$ $\text{V}_{\text{out}} = \text{GND to V}_{\text{CC}}$		_	1	_	1	1	1	_	1	μA
Operating		$\overline{CE1} = V_{II}$ , $CE2 = V_{IH}$ ,			115	_	105	_	95	_	80	mA
power supply current	<sup>1</sup> cc	$f = f_{\text{max}}, I_{\text{out}} = 0 \text{ mA}$	L	_	110		100		90	-	75	mA
	$I_{SB}$	$\overline{\text{CE1}} = V_{\text{IH}} \text{ or CE2} = V_{\text{IL}},$	1411145	_	35	_	35	_	30	_	2.5	mA
Standby	-3B	$f = f_{max}$	L - 40	<u> </u>	30	-	30	_	25	_	20	mA
power supply	_	$\overline{\text{CE1}} \ge V_{\text{CC}} - 0.2 \text{V} \text{ or CE2} \le 0.2 \text{V},$	5.0	_	5.0		5.0		5.0	_	5.0	mA
current	I <sub>SB1</sub>	$V_{in} \le 0.2V$ or $V_{in} \ge V_{CC} - 0.2V$ , f = 0	L - 0.75	_	0.75	_	0.75	_	0.75	_	0.75	mA
Output voltage	VOL	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$		-	0.4	_	0.4	_	0.4	_	0.4	v
- Totage	$v_{OH}$	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$	2.4	2.4		2.4	_	2.4	_	2.4	_	V

Shaded areas contain advance information.

## Capacitance $^2$

(f = 1 MHz,  $T_a$  = Room temperature,  $V_{CC}$  = 5V)

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	$C_{IN}$	A, CE1, CE2, WE, OE	$V_{in} = 0V$	5	pF
I/O capacitance	$C_{I/O}$	I/O	$V_{\rm in} = V_{\rm out} = 0V$	7	pF

# Read cycle

 $(V_{CC} = 5V\pm10\%, GND = 0V, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		-12	- 1	. 5	2	20	-25		-35			
Parameter	Symbol	Min. Mex	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	12 + -	15	_	20	_	25	_	35	_	ns	
Address access time	t <sub>AA</sub>	7.0		15	-	20	-	25	_	35	ns	3
Chip enable (CE1) access time	t <sub>ACE1</sub>		_	15	_	20	-	25		35	ns	3, 12
Chip enable (CE2) access time	t <sub>ACE2</sub>	. 12	_	15	_	20	-	25	_	35	ns	3, 12
Output enable (OE) access time	t <sub>OE</sub>		-	4	-	5	-	6	_	8	ns	
Output hold from address change	t <sub>OH</sub>	3	3	_	3	_	3	_	3		ns	5
Chip enable $(\overline{CE1})$ to output in Low Z	t <sub>CLZ1</sub>	4.0	3	_	3	_	3	-	3		ns	4, 5, 12
Chip enable (CE2) to output in Low Z	t <sub>CLZ2</sub>	13 to 12	3	_	3	_	3	_	3	_	ns	4, 5, 12
Chip disable (CE1) to output in High Z	t <sub>CHZ1</sub>	- 1 3	_	4	_	5	_	6	_	8	ns	4, 5, 12
Chip disable (CE2) to output in High Z	t <sub>CHZ2</sub>			4	_	5		6		8	ns	4, 5, 12
Output enable to output in Low Z	t <sub>OLZ</sub>	11	0	_	0		0	_	0		ns	4, 5
Output disable to output in High Z	t <sub>OHZ</sub>	- 3	_	4	_	5		6	_	8	ns	4, 5
Chip enable to power up time	t <sub>PU</sub>	n -	0	_	0	_	0	_	0	_	ns	4, 5, 12
Chip disable to power down time	t <sub>PD</sub>	5 3 12	_	15		20		25	_	35	ns	4, 5, 12

Shaded areas contain advance information.



## Key to switching waveforms


Rising input

Falling input

Undefined output/don't care


## Read waveform 1 $^{3,6,7,9,12}$

Address controlled



## Read waveform 2 3,6,8,9,12

CE1 and CE2 controlled



## Write cycle 11,12

$$(V_{CC} = 5V \pm 10\%, GND = 0V, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$$


		-12	-	15	-2	.0	-2	25	-3	35		
Parameter	Symbol	Mar Mar	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>WC</sub>		15	-	20		20	<u>.</u>	-30	-	ns	
Chip enable (CE1) to write end	t <sub>CW1</sub>	16	10	_	12		15	-	20	1	ns	12
Chip enable (CE2) to write end	t <sub>CW2</sub>	10, 55	10	-	12	-	15	_	20	_	ns	12
Address setup to write end	t <sub>AW</sub>	100	10	_	12	-	15	_	20	_	ns	
Address setup time	t <sub>AS</sub>		0	<u>.</u>	0		0	_	0		ns	12
Write pulse width	t <sub>WP</sub>	8	9	-	12		15	_	17	-	ns	
Address hold from end of write	t <sub>AH</sub>		0	_	0	_	0		0	_	ns	
Data valid to write end	t <sub>DW</sub>		. 9	-	12	_	15		15	_	ns	
Data hold time	t <sub>DH</sub>	6	0	- ,	0	_	0		0	_	ns	4, 5
Write enable to output in High Z	t <sub>WZ</sub>		_	5	ı	5	-	5	-	5	ns	4, 5
Output active from write end	t <sub>OW</sub>	32.5	3	_	3		3		3		ns	4, 5

Shaded areas contain advance information.




## Write waveform 1 10,11,12

WE controlled



## Write waveform 2 $^{10,11,12}$

CE1 and CE2 controlled




### Data retention characteristics

L version only

Parameter	Symbol	Test conditions	Min	Max	Unit
V <sub>CC</sub> for data retention	V <sub>DR</sub>	$V_{CC} = 2.0V$	2.0	· <b>–</b>	v
Data retention current	I <sub>CCDR</sub>	$\frac{-}{CE1} \ge V_{CC} - 0.2V \text{ or}$	_	200	μA
Chip deselect to data retention time	tCDR	$CE2 \le 0.2V$	0	_	ns
Operation recovery time	t <sub>R</sub>	$V_{in} \ge V_{CC} - 0.2V \text{ or}$	t <sub>RC</sub>		ns
Input leakage current	I <sub>LI</sub>	$V_{in} \le 0.2V$	_	1	μA

### Data retention waveform


L version only





### AC test conditions

- Output load: see Figure B, except for t<sub>CLZ</sub> and t<sub>CHZ</sub> see Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.






Figure A: Input waveform




Figure B: Output load

Thevenin equivalent:

$$D_{out}$$
 +1.728V





Figure C: Output load for t<sub>CLZ</sub>, t<sub>CHZ</sub>

#### Notes

- During  $V_{CC}$  power-up, a pull-up resistor to  $V_{CC}$  on  $\overline{CEI}$  is required to meet  $I_{SB}$  specification.
- This parameter is sampled and not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- 4  $t_{CLZ}$  and  $t_{CHZ}$  are specified with CL = 5pF as in Figure C. Transition is measured  $\pm 500$ mV from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6 WE is HIGH for read cycle.
- 7 CE1 and OE are LOW and CE2 is HIGH for read cycle.
- 8 Address valid prior to or coincident with CE1 transition LOW and CE2 transition HIGH.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CE1 or WE must be HIGH or CE2 LOW during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 CEI and CE2 have identical timing.



## Typical DC and AC characteristics





# AS7C512 ordering codes

Package \ Access Time	12 ns	15 ns	20 ns	25 ns	35 ns .
Plastic DIP, 300 mil	Past College Advances	AS7C512-15PC	AS7C512-20PC	AS7C512-25PC	AS7C512-35PC
Plastic DIP, 500 mil	Mary Elemen	AS7C512L-15PC	AS7C512L-20PC	AS7C512L-25PC	AS7C512L-35PC
DI:- SQT 200:	STANFAS KALKS	AS7C512-15JC	AS7C512-20JC	AS7C512-25JC	A\$7C512-35JC
Plastic SOJ, 300 mil	MASSELLINE	AS7C512L-15JC	AS7C512L-20JC	AS7C512L-25JC	AS7C512L-35JC
Dlastic COIC, E2E il	3570,771,00	AS7C512-15SC	AS7C512-20SC	AS7C512-25SC	AS7C512-35SC
Plastic SOIC, 525 mil	ACCENTER.	AS7C512L-15SC	AS7C512L-20SC	AS7C512L-25SC	AS7C512L-35SC

Shaded areas contain advance information.

# AS7C512 part numbering system

AS7C	512	X		–XX	X		С
SRAM prefix	Device number		= Standard power = Low power	Access time	Ţ	= PDIP 300 mil = SOJ 300 mil = SOIC 525 mil	Commercial temperature range, 0°C to 70 °C