

### **FEATURES**

- Fast access time : 12/15 ns
- Low power consumption: Operating current : 110/100/90/80mA (TYP.) Standby current : 1mA (TYP.)
- Single 5V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data retention voltage : 2.0V (MIN.)
- Green package available
- Package : 28-pin 300 mil SOJ

### **GENERAL DESCRIPTION**

The AS7C164A is a 65,536-bit high speed CMOS static random access memory organized as 8,192 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The AS7C164A is well designed for high speed system applications, and particularly well suited for battery back-up nonvolatile memory application.

The AS7C164A operates from a single power supply of 5V and all inputs and outputs are fully TTL compatible

### PRODUCT FAMILY

Product	Operating	Vcc Range	Speed	Power Dissipation		
Family	Temperature	VCC IXange	Speed	Standby(IsB1,TYP.)	Operating(Icc,TYP.)	
AS7C164A	0 ~ 70℃	4.5 ~ 5.5V	12/15ns	1mA	110/100/90/80mA	

# FUNCTIONAL BLOCK DIAGRAM




# **PIN DESCRIPTION**

SYMBOL	DESCRIPTION
A0 - A12	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
CE#, CE2	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground
NC	No Connection

#### **NOVEMBER/2009 V1.2**



### **PIN CONFIGURATION**



# **ABSOLUTE MAXIMUN RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	VT1	-0.5 to 6.5	V
Voltage on any other pin relative to Vss	Vt2	-0.5 to Vcc+0.5	V
Operating Temperature	TA	0 to 70(C grade)	°C
Storage Temperature	Тѕтс	-65 to 150	°C
Power Dissipation	PD	1	W
DC Output Current	Іоит	50	mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

# TRUTH TABLE

MODE	CE#	CE2	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	Х	Х	High-Z	I <sub>SB1</sub>
Standby	Х	L	Х	Х	High-Z	I <sub>SB1</sub>
Output Disable	L	Н	Н	Н	High-Z	lcc
Read	L	Н	L	Н	Dout	lcc
Write	L	Н	Х	L	DIN	lcc

Note: H = VIH, L = VIL, X = Don't care.

**NOVEMBER/2009 V1.2** 



# **DC ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	MIN.	<b>TYP.</b> <sup>4</sup>	MAX.	UNIT
Supply Voltage	Vcc		4.5	5.0	5.5	V
Input High Voltage	Vih <sup>*1</sup>		2.4	-	Vcc+0.5	V
Input Low Voltage	VIL <sup>*2</sup>		- 0.5	-	0.8	V
Input Leakage Current	lu	$V_{CC} \ge V_{IN} \ge V_{SS}$	- 1	-	1	μA
Output Leakage Current	Ilo	$V_{CC} \ge V_{OUT} \ge V_{SS}$ , Output Disabled	- 1	-	1	μA
Output High Voltage	Vон	Iон = -1mA	2.4	-	-	V
Output Low Voltage	Vol	Iol = 2mA	-	-	0.4	V
Average Operating Power supply Current		Cycle time = Min. $CE# = V_{IL}$ and $CE2 = V_{IH}$ , -12 $I_{I/O} = 0mA$ Other pins at $V_{IH}$ or $V_{IL}$	 -	90 80	160 140	mA mA
Standby Power Supply Current	I <sub>SB1</sub>	CE# $\geq$ Vcc-0.2V or CE2 $\leq$ 0 Other pins at 0.2V or V <sub>cc</sub> -0.2	-	1	5	mA

Notes:

1.  $V_{IH}(max) = V_{CC} + 3.0V$  for pulse width less than 10ns.

2.  $V_{IL}(min) = V_{SS} - 3.0V$  for pulse width less than 10ns.

3. Over/Undershoot specifications are characterized, not 100% tested.

4. Typical values are included for reference only and are not guaranteed or tested.

Typical valued are measured at Vcc = Vcc(TYP.) and TA = 25  $^\circ\!\mathrm{C}$ 

# **CAPACITANCE** (T<sub>A</sub> = 25℃, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	CIN	-	6	pF
Input/Output Capacitance	Cı/o	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

# **AC TEST CONDITIONS**

Input Pulse Levels	0.2V to Vcc - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$ , $I_{OH}/I_{OL} = -4mA/8mA$



# AC ELECTRICAL CHARACTERISTICS

#### (1) READ CYCLE


PARAMETER	SYM.	I. AS7C164-12		AS7C164-15		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	trc	12	-	15	-	ns
Address Access Time	taa	-	12	-	15	ns
Chip Enable Access Time	<b>t</b> ACE	-	12	-	15	ns
Output Enable Access Time	toe	-	6	-	7	ns
Chip Enable to Output in Low-Z	tc∟z*	3	-	4	-	ns
Output Enable to Output in Low-Z	tolz*	0	-	0	-	ns
Chip Disable to Output in High-Z	tcнz*	-	6	-	7	ns
Output Disable to Output in High-Z	tonz*	-	6	-	7	ns
Output Hold from Address Change	tон	3	-	3	-	ns

#### (2) WRITE CYCLE

PARAMETER	SYM.	AS7C164-12		AS7C1	64-15	UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	twc	12	-	15	-	ns
Address Valid to End of Write	taw	10	-	12	-	ns
Chip Enable to End of Write	tcw	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	ns
Write Pulse Width	twp	9	-	10	-	ns
Write Recovery Time	twr	0	-	0	-	ns
Data to Write Time Overlap	tow	7	-	8	-	ns
Data Hold from End of Write Time	tон	0	-	0	-	ns
Output Active from End of Write	tow*	3	-	4	-	ns
Write to Output in High-Z	twnz*	-	7	-	8	ns

\*These parameters are guaranteed by device characterization, but not production tested.


NOVEMBER/2009 V1.2






### TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



#### READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)



#### Notes :

1.WE# is high for read cycle.

2.Device is continuously selected OE# = low, CE# = low., CE2 = high.

3.Address must be valid prior to or coincident with CE# = low, CE2 = high; otherwise t<sub>AA</sub> is the limiting parameter. 4.t<sub>CLZ</sub>, t<sub>CLZ</sub>, t<sub>CHZ</sub> and t<sub>OHZ</sub> are specified with C<sub>L</sub> = 5pF. Transition is measured  $\pm$ 500mV from steady state.

5.At any given temperature and voltage condition, tCHz is less than tCLZ, toHz is less than tOLZ.


NOVEMBER/2009 V1.2

**NOVEMBER 2009** 




**8K X 8 BIT HIGH SPEED CMOS SRAM** 

WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# and CE2 Controlled) (1,2,5,6)



#### Notes :

1.WE#, CE# must be high or CE2 must be low during all address transitions.

2.A write occurs during the overlap of a low CE#, high CE2, low WE#.

3.During a WE#controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.

4. During this period, I/O pins are in the output state, and input signals must not be applied.

5.If the CE#low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.

6.tow and twHz are specified with CL = 5pF. Transition is measured  $\pm 500mV$  from steady state.

#### **NOVEMBER/2009 V1.2**




# DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention		$\begin{array}{l} CE\# \geqq V_{CC} \text{-} 0.2V \\ or \ CE2 \leqq 0.2V \end{array}$	2.0	-	5.5	V
Data Retention Current		$\begin{array}{l} \mbox{Vcc} = 2.0\mbox{V} \\ \mbox{CE\#} \geq \mbox{Vcc} - 0.2\mbox{V} \mbox{ or }\mbox{CE2} \leq 0.2\mbox{V} \\ \mbox{Others at } 0.2\mbox{V} \mbox{ or }\mbox{V}_{\mbox{Cc}} - 0.2\mbox{V} \end{array}$	-	0.6	3	mA
Chip Disable to Data Retention Time	tCDR	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t <sub>R</sub>		t <sub>RC∗</sub>	-	-	ns


tRC∗ = Read Cycle Time

### **DATA RETENTION WAVEFORM**


Low Vcc Data Retention Waveform (1) (CE# controlled)



#### Low Vcc Data Retention Waveform (2) (CE2 controlled)





**NOVEMBER/2009 V1.2** 





### 28-pin 300 mil SOJ Package Outline Dimension





UNIT SYM.	INCH(REF)	MM(BASE)
A	0.140 (MAX)	3.556 (MAX)
A1	0.026 (MIN)	0.660 (MIN)
A2	0.100±0.005	2.540±0.127
В	0.018±0.003	0.457±0.076
B1	0.028 ±0.003	0.711±0.076
С	0.010±0.003	0.254±0.076
D	0.710±0.010	18.03±0.254
E	0.337±0.010	8.560±0.254
E1	0.300±0.005	7.620±0.127
е	0.050±0.003	1.270±0.076
L	0.087±0.010	2.210±0.254
S	0.030±0.004	0.762±0.102
Y	0.003 (MAX)	0.076 (MAX)

Note : 1.S/E/D dimension is not including mold flash.

2. The end flash in package lengthwise is not more than 10 mils each side.

**NOVEMBER/2009 V1.2** 

Alliance Memory Inc

AS7C164A

Ш

A1

\_c

A2

### **ORDERING INFORMATION**

Package/Access Time	Temperature	12 ns	15 ns
28-pin 300 mil SOJ	Commercial	AS7C164A-12JCN	AS7C164A-15JCN

### PART NUMBERING SYSTEM

AS7C		164A	-XX	J	С	х
SRAM prefix	Voltage: 5V supply	Device Number	Access Time		Temperature Range: C = 0 ~ 70 C	N = Lead Free Part

NOVEMBER/2009 V1.2



AS7C164A

**8K X 8 BIT HIGH SPEED CMOS SRAM** 



Alliance Memory, Inc 551 Taylor Way, San Carlos, CA 94070, USA Phone: 650-610-6800 Fax: 650-620-9211

www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2009 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to thisdocument and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The datacontained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at anytime, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information inthis product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of anyproduct described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability orwarranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to inAlliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights,trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components inlife-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion ofAlliance products in such life-supporting systems implies that the manufa

**NOVEMBER/2009 V1.2** 

**Alliance Memory Inc** 

Page 10 of 10