

#### 3.3V 512K × 18 pipeline burst synchronous SRAM

#### **Features**

• Organization: 524,288 words × 18 bits

• Fast clock speeds to 166 MHz

Fast clock to data access: 3.5/4.0 ns
Fast OE access time: 3.5/4.0 ns

• Fully synchronous register-to-register operation

• Dual-cycle deselect


• Asynchronous output enable control

· Individual byte write and global write

• Available in 100-pin TQFP package

- · Linear or interleaved burst control
- Snooze mode for reduced power-standby
- Common data inputs and data outputs
- Byte write enables
- Multiple chip enables for easy expansion
- 3.3V core power supply
- 2.5V or 3.3V I/O operation with separate V<sub>DDO</sub>

#### Logic block diagram



#### **Selection guide**

	-166	-133	Units
Minimum cycle time	6	7.5	ns
Maximum clock frequency	166	133	MHz
Maximum clock access time	3.5	4	ns
Maximum operating current	475	425	mA
Maximum standby current	130	100	mA
Maximum CMOS standby current (DC)	30	30	mA



# 8 Mb Synchronous SRAM products list<sup>1,2</sup>

Org	Part Number	Mode	Speed
512KX18	AS7C33512PFS18A	PL-SCD	166/133 MHz
256KX32	AS7C33256PFS32A	PL-SCD	166/133 MHz
256KX36	AS7C33256PFS36A	PL-SCD	166/133 MHz
512KX18	AS7C33512PFD18A	PL-DCD	166/133 MHz
256KX32	AS7C33256PFD32A	PL-DCD	166/133 MHz
256KX36	AS7C33256PFD36A	PL-DCD	166/133 MHz
512KX18	AS7C33512FT18A	FT	7.5/8.5/10 ns
256KX32	AS7C33256FT32A	FT	7.5/8.5/10 ns
256KX36	AS7C33256FT36A	FT	7.5/8.5/10 ns
512KX18	AS7C33512NTD18A	NTD-PL	166/133 MHz
256KX32	AS7C33256NTD32A	NTD-PL	166/133 MHz
256KX36	AS7C33256NTD36A	NTD-PL	166/133 MHz
512KX18	AS7C33512NTF18A	NTD-FT	7.5/8.5/10 ns
256KX32	AS7C33256NTF32A	NTD-FT	7.5/8.5/10 ns
256KX36	AS7C33256NTF36A	NTD-FT	7.5/8.5/10 ns

1 Core Power Supply: VDD =  $3.3V \pm 0.165V$ 

2 I/O Supply Voltage: VDDQ =  $3.3V \pm 0.165V$  for 3.3V I/O VDDQ =  $2.5V \pm 0.125V$  for 2.5V I/O

PL-SCD : Pipelined Burst Synchronous SRAM - Single Cycle Deselect
PL-DCD : Pipelined Burst Synchronous SRAM - Double Cycle Deselect

FT : Flow-through Burst Synchronous SRAM


 $\begin{array}{lll} NTD^1\text{-PL} & : & Pipelined Burst Synchronous SRAM with NTD^{TM} \\ NTD\text{-}FT & : & Flow-through Burst Synchronous SRAM with NTD^{TM} \\ \end{array}$ 

12/1/04; v.1.3 Alliance Semiconductor

<sup>1.</sup> NTD: No Turnaround Delay. NTD<sup>TM</sup> is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are the property of their respective owners.



#### Pin arrangement





#### **Functional description**

The AS7C33512PFD18A is a high performance CMOS 8-Mbit Synchronous Static Random Access Memory (SRAM) devices organized as 524,288 words × 18 bits and incorporate a pipeline for highest frequency on any given technology.

Fast cycle times of 6/7.5 ns with clock access times ( $t_{CD}$ ) of 3.5/4.0 ns enable 166 and 133 MHz bus frequencies. Three chip enable inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe ( $\overline{ADSC}$ ), or the processor address strobe ( $\overline{ADSP}$ ). The burst advance pin ( $\overline{ADV}$ ) allows subsequent internally generated burst addresses.

Read cycles are initiated with  $\overline{ADSP}$  (regardless of  $\overline{WE}$  and  $\overline{ADSC}$ ) using the new external address clocked into the on-chip address register. When  $\overline{ADSP}$  is sampled LOW, the chip enables are sampled active, and the output buffer is enabled with  $\overline{OE}$ . In a read operation the data accessed by the current address, registered in the address registers by the positive edge of CLK, are carried to the data-out registers and driven on the output pins on the next positive edge of CLK.  $\overline{ADV}$  is ignored on the clock edge that samples  $\overline{ADSP}$  asserted but is sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when  $\overline{ADV}$  is sampled LOW and both address strobes are HIGH. Burst mode is selectable with the  $\overline{LBO}$  input. With  $\overline{LBO}$  unconnected or driven HIGH, burst operations use a Pentium count sequence. With  $\overline{LBO}$  driven LOW the device uses a linear count sequence suitable for PowerPC and many other applications.

Write cycles are performed by disabling the output buffers with  $\overline{OE}$  and asserting a write command. A global write enable  $\overline{GWE}$  writes all 18 bits regardless of the state of individual  $\overline{BW}[a:b]$  inputs. Alternately, when  $\overline{GWE}$  is HIGH, one or more bytes may be written by asserting  $\overline{BWE}$  and the appropriate individual byte  $\overline{BWn}$  signal(s).

 $\overline{BWn}$  is ignored on the clock edge that samples  $\overline{ADSP}$  LOW, but is sampled on all subsequent clock edges. Output buffers are disabled when  $\overline{BWn}$  is sampled LOW (regardless of  $\overline{OE}$ ). Data is clocked into the data input register when  $\overline{BWn}$  is sampled LOW. Address is incremented internally to the next burst address if  $\overline{BWn}$  and  $\overline{ADV}$  are sampled LOW. This device operates in double-cycle deselect feature during read cycles.

Read or write cycles may also be initiated with  $\overline{ADSC}$  instead of  $\overline{ADSP}$ . The differences between cycles initiated with  $\overline{ADSC}$  and  $\overline{ADSP}$  are as follows:

- ADSP must be sampled HIGH when ADSC is sampled LOW to initiate a cycle with ADSC.
- WE signals are sampled on the clock edge that samples ADSC LOW (and ADSP HIGH).
- Master chip select  $\overline{CE0}$  blocks  $\overline{ADSP}$ , but not  $\overline{ADSC}$ .

The AS7C33512PFD18A operate from a 3.3V supply. I/Os use a separate power supply that can operate at 2.5V or 3.3V. These devices are available in a 100-pin 14×20 mm TOFP packaging.

### **Capacitance**

Parameter	Symbol	Test conditions	Max	Unit
Input capacitance	${\rm C_{IN}}^*$	$V_{IN} = 0V$	5	pF
I/O capacitance	C <sub>I/O</sub> *	$V_{IN} = V_{OUT} = 0V$	7	pF

Guaranteed not tested

#### **TQFP** thermal resistance

Description	Conditions		Symbol	Typical	Units
Thermal resistance (junction to ambient) <sup>1</sup>	Tost conditions follows standard tost	1-layer	$\theta_{ m JA}$	40	°C/W
	Test conditions follow standard test methods and procedures for measuring	4–layer	$\theta_{ m JA}$	22	°C/W
Thermal resistance (junction to top of case) <sup>1</sup>	thermal impedance, per EIA/JESD51		$\theta_{ m JC}$	8	°C/W

<sup>1</sup> This parameter is sampled.

12/1/04: v.1.3

<sup>1.</sup> PowerPC<sup>™</sup> is a trademark International Business Machines Corporation



#### **Signal descriptions**

Signal	I/O	<b>Properties</b>	Description
CLK	I	CLOCK	Clock. All inputs except $\overline{OE}$ , ZZ, $\overline{LBO}$ are synchronous to this clock.
A,A0,A1	I	SYNC	Address. Sampled when all chip enables are active and ADSC or ADSP are asserted.
DQ[a,b]	I/O	SYNC	Data. Driven as output when the chip is enabled and $\overline{OE}$ is active.
CE0	I	SYNC	Master chip enable. Sampled on clock edges when $\overline{ADSP}$ or $\overline{ADSC}$ is active. When $\overline{CE0}$ is inactive, $\overline{ADSP}$ is blocked. Refer to the Synchronous Truth Table for more information.
CE1, CE2	I	SYNC	Synchronous chip enables. Active HIGH and active LOW, respectively. Sampled on clock edges when $\overline{ADSC}$ is active or when $\overline{CE0}$ and $\overline{ADSP}$ are active.
ADSP	I	SYNC	Address strobe (processor). Asserted LOW to load a new address or to enter standby mode.
ADSC	I	SYNC	Address strobe (controller). Asserted LOW to load a new address or to enter standby mode.
ADV	I	SYNC	Burst advance. Asserted LOW to continue burst read/write.
GWE	I	SYNC	Global write enable. Asserted LOW to write all 18 bits. When HIGH, $\overline{BWE}$ and $\overline{BW[a,b]}$ control write enable.
BWE	I	SYNC	Byte write enable. Asserted LOW with $\overline{\text{GWE}} = \text{HIGH}$ to enable effect of $\overline{\text{BW[a,b]}}$ inputs.
BW[a,b]	I	SYNC	Write enables. Used to control write of individual bytes when GWE = HIGH and $\overline{BWE}$ = LOW. If any of $\overline{BW[a,b]}$ is active with $\overline{GWE}$ = HIGH and $\overline{BWE}$ = LOW the cycle is a write cycle. If all $\overline{BW[a,b]}$ are inactive, the cycle is a read cycle.
ŌĒ	Ι	ASYNC	Asynchronous output enable. I/O pins are driven when $\overline{OE}$ is active and the chip is in read mode.
LBO	I	STATIC	Selects Burst mode. When tied to $V_{DD}$ or left floating, device follows Interleaved Burst order. When driven Low, device follows linear Burst order. This signal is internally pulled High.
ZZ	I	ASYNC	Snooze. Places device in low power mode; data is retained. Connect to GND if unused.
NC	-		No connect

#### **Snooze Mode**

SNOOZE MODE is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB2}$ . The duration of SNOOZE MODE is dictated by the length of time the ZZ is in a High state.

The ZZ pin is an asynchronous, active high input that causes the device to enter SNOOZE MODE.

When the ZZ pin becomes a logic High,  $I_{SB2}$  is guaranteed after the time  $t_{ZZI}$  is met. After entering SNOOZE MODE, all inputs except ZZ is disabled and all outputs go to High-Z. Any operation pending when entering SNOOZE MODE is not guaranteed to successfully complete. Therefore, SNOOZE MODE (READ or WRITE) must not be initiated until valid pending operations are completed. Similarly, when exiting SNOOZE MODE during  $t_{PUS}$ , only a DESELECT or READ cycle should be given while the SRAM is transitioning out of SNOOZE MODE.



## Write enable truth table (per byte)

Function	GWE	BWE	BWa	BWb
Write All Bytes	L	X	X	X
white All Dytes	Н	L	L	L
Write Byte a	Н	L	L	Н
Write Byte b	Н	L	Н	L
Read	Н	Н	X	X
Keau	Н	L	Н	Н

**Key:** X = don't care, L = low, H = high, n = a, b;  $\overline{BWE}$ ,  $\overline{BWn} = internal write signal$ .

## **Asynchronous Truth Table**

Operation	ZZ	<del>OE</del>	I/O Status
Snooze mode	Н	X	High-Z
Read	L	L	Dout
Reau	L	Н	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

### **Burst sequence table**

Interleaved burst address (LBO = 1)				Linear burst address (LBO = 0)					
	A1 A0	A1 A0	A1 A0	A1 A0		A1 A0	A1 A0	A1 A0	A1 A0
Starting Address	0 0	0 1	1 0	1 1	Starting Address	0 0	0 1	1 0	1 1
First Increment	0 1	0 0	1 1	1 0	First Increment	0 1	1 0	1 1	0 0
Second Increment	1 0	1 1	0 0	0 1	Second Increment	1 0	1 1	0 0	0 1
Third Increment	1 1	1 0	0 1	0 0	Third Increment	1 1	1 0	0 1	1 0



# Synchronous truth $table^{[4]}$

CE0 <sup>1</sup>	CE1	CE2	ADSP	ADSC	ADV	WRITE <sup>[2]</sup>	<del>OE</del>	Address accessed	CLK	Operation	DQ
Н	X	X	X	L	X	X	X	NA	L to H	Deselect	Hi–Z
L	L	X	L	X	X	X	X	NA	L to H	Deselect	Hi–Z
L	L	X	Н	L	X	X	X	NA	L to H	Deselect	Hi–Z
L	X	Н	L	X	X	X	X	NA	L to H	Deselect	Hi–Z
L	X	Н	Н	L	X	X	X	NA	L to H	Deselect	Hi–Z
L	Н	L	L	X	X	X	L	External	L to H	Begin read	Q
L	Н	L	L	X	X	X	Н	External	L to H	Begin read	Hi–Z
L	Н	L	Н	L	X	Н	L	External	L to H	Begin read	Q
L	Н	L	Н	L	X	Н	Н	External	L to H	Begin read	Hi–Z
X	X	X	Н	Н	L	Н	L	Next	L to H	Continue read	Q
X	X	X	Н	Н	L	Н	Н	Next	L to H	Continue read	Hi–Z
X	X	X	Н	Н	Н	Н	L	Current	L to H	Suspend read	Q
X	X	X	Н	Н	Н	Н	Н	Current	L to H	Suspend read	Hi–Z
Н	X	X	X	Н	L	Н	L	Next	L to H	Continue read	Q
Н	X	X	X	Н	L	Н	Н	Next	L to H	Continue read	Hi–Z
Н	X	X	X	Н	Н	Н	L	Current	L to H	Suspend read	Q
Н	X	X	X	Н	Н	Н	Н	Current	L to H	Suspend read	Hi–Z
L	Н	L	Н	L	X	L	X	External	L to H	Begin write	$D^3$
X	X	X	Н	Н	L	L	X	Next	L to H	Continue write	D
Н	X	X	X	Н	L	L	X	Next	L to H	Continue write	D
X	X	X	Н	Н	Н	L	X	Current	L to H	Suspend write	D
Н	X	X	X	Н	Н	L	X	Current	L to H	Suspend write	D

<sup>1</sup> X = don't care, L = low, H = high

<sup>2</sup> For  $\overline{WRITE}$ , L means any one or more byte write enable signals ( $\overline{BWa}$  or  $\overline{BWb}$ ) and  $\overline{BWE}$  are LOW or  $\overline{GWE}$  is LOW.  $\overline{WRITE}$  = HIGH for all  $\overline{BWx}$ ,  $\overline{BWE}$ ,  $\overline{GWE}$  HIGH. See "Write enable truth table (per byte)," on page 6 for more information.

<sup>3</sup> For write operation following a READ,  $\overline{OE}$  must be high before the input data set up time and held high throughout the input hold time

<sup>4</sup> ZZ pin is always Low.



## Absolute maximum ratings<sup>1</sup>

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	$V_{\mathrm{DD}}, V_{\mathrm{DDQ}}$	-0.5	+4.6	V
Input voltage relative to GND (input pins)	V <sub>IN</sub>	-0.5	$V_{\rm DD} + 0.5$	V
Input voltage relative to GND (I/O pins)	V <sub>IN</sub>	-0.5	$V_{\mathrm{DDQ}} + 0.5$	V
Power dissipation	$P_{\mathrm{D}}$	_	1.8	W
DC output current	$I_{OUT}$	_	50	mA
Storage temperature (plastic)	$T_{stg}$	-65	+150	°C
Temperature under bias	T <sub>bias</sub>	-65	+135	°C

<sup>1</sup> Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

#### Recommended operating conditions at 3.3V I/O

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage for inputs	$V_{\mathrm{DD}}$	3.135	3.3	3.465	V
Supply voltage for I/O	V <sub>DDQ</sub>	3.135	3.3	3.465	V
Ground supply	Vss	0	0	0	V

### Recommended operating conditions at 2.5V I/O

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage for inputs	$V_{\mathrm{DD}}$	3.135	3.3	3.465	V
Supply voltage for I/O	$V_{\mathrm{DDQ}}$	2.375	2.5	2.625	V
Ground supply	Vss	0	0	0	V



### DC electrical characteristics for 3.3V I/O operation

Parameter	Sym	Conditions	Min	Max	Unit	
Input leakage current <sup>1</sup>	$ I_{LI} $	$V_{DD} = Max, 0V \le V_{IN} \le V_{DD}$	-2	2	μA	
Output leakage current	$ I_{LO} $	$OE \ge V_{IH}, V_{DD} = Max, 0V \le V_{OUT} \le V_{DDQ}$	-2	2	μA	
Input high (logic 1) voltage	V	Address and control pins	2* V <sub>DD</sub> +0.3		V	
input ingli (logic 1) voltage	$V_{IH}$	I/O pins	2*	V <sub>DDQ</sub> +0.3	<b>v</b>	
Input low (logic 0) voltage	V	Address and control pins	-0.3**	0.8	V	
input low (logic o) voltage	$V_{IL}$	I/O pins	-0.5**	0.8	V	
Output high voltage	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 3.135 \text{V}$	2.4	_	V	
Output low voltage	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 3.465 \text{V}$	1	0.4	V	

<sup>1</sup>  $\overline{LBO}$ , and ZZ pins and the have an internal pull-up or pull-down, and input leakage =  $\pm 10 \, \mu A$ .

### DC electrical characteristics for 2.5V I/O operation

Parameter	Sym	Conditions	Min	Max	Unit
Input leakage current	$ I_{LI} $	$V_{DD} = Max, 0V \le V_{IN} \le V_{DD}$	-2	2	μA
Output leakage current	$ I_{LO} $	$OE \ge V_{IH}, V_{DD} = Max, 0V \le V_{OUT} \le V_{DDQ}$	-2	2	μA
Input high (logic 1) voltage	V	Address and control pins	1.7*	$V_{DD}+0.3$	V
Input high (logic 1) voltage	$V_{IH}$	I/O pins	1.7*	V <sub>DDQ</sub> +0.3	V
Input low (logic 0) voltage	V <sub>IL</sub>	Address and control pins	-0.3**	0.7	V
input low (logic o) voltage		I/O pins	-0.3**	0.7	V
Output high voltage	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7	_	V
Output low voltage	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 2.625 \text{V}$		0.7	V

 $<sup>^*</sup>V_{IH}$  max < VDD +1.5V for pulse width less than 0.2 X t<sub>CYC</sub>  $^{**}V_{IL}$  min = -1.5 for pulse width less than 0.2 X t<sub>CYC</sub>

### I<sub>DD</sub> operating conditions and maximum limits

Parameter	Sym	Conditions	-166	-133	Unit
Operating power supply current <sup>1</sup>	I <sub>CC</sub>	$\begin{split} \overline{CE0} &\leq V_{IL},  CE1 \geq V_{IH},  \overline{CE2} \leq V_{IL},  f = f_{Max}, \\ I_{OUT} &= 0   \text{mA},  ZZ \leq V_{IL} \\ All  V_{IN} &\leq 0.2 V   \text{or} \geq V_{DD} - 0.2 V,  \text{Deselected}, \\ f &= f_{Max},  ZZ \leq V_{IL} \end{split}$	475	425	mA
Standby power supply current	$I_{SB}$	Deselected, $f = 0$ , $ZZ \le 0.2V$ , all $V_{IN} \le 0.2V$ or $\ge V_{DD} - 0.2V$	130	100	
	I <sub>SB1</sub>	Deselected, $f = f_{Max}$ , $ZZ \ge V_{DD} - 0.2V$ , all $V_{IN} \le V_{IL}$ or $\ge V_{IH}$	30	30	mA
	$I_{SB2}$	$\begin{split} \overline{CE0} \leq V_{IL},  CE1 \geq V_{IH},  \overline{CE2} \leq V_{IL},  f = f_{Max}, \\ I_{OUT} = 0   mA,  ZZ \leq V_{IL} \end{split}$	30	30	

<sup>1</sup>  $I_{CC}$  given with no output loading.  $I_{CC}$  increases with faster cycle times and greater output loading.



## Timing characteristics for 3.3 V I/O operation

		-1	-166		33		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes <sup>1</sup>
Clock frequency	f <sub>Max</sub>	_	166	-	133	MHz	
Cycle time	t <sub>CYC</sub>	6	_	7.5	_	ns	
Clock access time	$t_{\rm CD}$	-	3.5	-	4.0	ns	
Output enable low to data valid	t <sub>OE</sub>	_	3.5	_	4.0	ns	
Clock high to output low Z	t <sub>LZC</sub>	0	_	0	_	ns	2,3,4
Data output invalid from clock high	t <sub>OH</sub>	1.5	_	1.5	_	ns	2
Output enable low to output low Z	t <sub>LZOE</sub>	0	_	0	_	ns	2,3,4
Output enable high to output high Z	t <sub>HZOE</sub>	_	3.5	_	4.0	ns	2,3,4
Clock high to output high Z	t <sub>HZC</sub>	_	3.5	_	4.0	ns	2,3,4
Output enable high to invalid output	t <sub>OHOE</sub>	0	_	0	_	ns	
Clock high pulse width	t <sub>CH</sub>	2.4	_	2.5	_	ns	5
Clock low pulse width	$t_{CL}$	2.3	_	2.5	_	ns	5
Address setup to clock high	t <sub>AS</sub>	1.5	_	1.5	_	ns	6
Data setup to clock high	$t_{DS}$	1.5	_	1.5	_	ns	6
Write setup to clock high	$t_{WS}$	1.5	_	1.5	_	ns	6,7
Chip select setup to clock high	t <sub>CSS</sub>	1.5	_	1.5	_	ns	6,8
Address hold from clock high	t <sub>AH</sub>	0.5	_	0.5	_	ns	6
Data hold from clock high	t <sub>DH</sub>	0.5	_	0.5	_	ns	6
Write hold from clock high	t <sub>WH</sub>	0.5	_	0.5	_	ns	6,7
Chip select hold from clock high	t <sub>CSH</sub>	0.5	_	0.5	_	ns	6,8
ADV setup to clock high	t <sub>ADVS</sub>	1.5	_	1.5	_	ns	6
ADSP setup to clock high	t <sub>ADSPS</sub>	1.5	_	1.5	_	ns	6
ADSC setup to clock high	t <sub>ADSCS</sub>	1.5	_	1.5	_	ns	6
ADV hold from clock high	t <sub>ADVH</sub>	0.5	_	0.5	_	ns	6
ADSP hold from clock high	t <sub>ADSPH</sub>	0.5	_	0.5	_	ns	6
ADSC hold from clock high	t <sub>ADSCH</sub>	0.5	_	0.5	_	ns	6

1 See "Notes" on page 17



## Timing characteristics for 2.5V I/O operation

		-1	.66	-1	.33		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes <sup>1</sup>
Clock frequency	f <sub>Max</sub>	_	166	_	133	MHz	
Cycle time	$t_{\rm CYC}$	6	_	7.5	_	ns	
Clock access time	$t_{CD}$	-	4.0	-	4.5	ns	
Output enable LOW to data valid	t <sub>OE</sub>	_	3.5	_	4.0	ns	
Clock HIGH to output Low Z	t <sub>LZC</sub>	0	_	0	_	ns	2,3,4
Data output invalid from clock HIGH	t <sub>OH</sub>	1.5	_	1.5	_	ns	2
Output enable LOW to output Low Z	$t_{LZOE}$	0	_	0	-	ns	2,3,4
Output enable HIGH to output High Z	t <sub>HZOE</sub>	_	3.5	_	4.0	ns	2,3,4
Clock HIGH to output High Z	t <sub>HZC</sub>	_	3.5	_	4.0	ns	2,3,4
Output enable HIGH to invalid output	t <sub>OHOE</sub>	0	_	0	_	ns	
Clock HIGH pulse width	t <sub>CH</sub>	2.4	_	2.5	_	ns	5
Clock LOW pulse width	$t_{CL}$	2.3	_	2.5	_	ns	5
Address setup to clock HIGH	t <sub>AS</sub>	1.7	_	1.7	_	ns	6
Data setup to clock HIGH	t <sub>DS</sub>	1.7	_	1.7	_	ns	6
Write setup to clock HIGH	$t_{WS}$	1.7	_	1.7	_	ns	6,7
Chip select setup to clock HIGH	t <sub>CSS</sub>	1.7	_	1.7	_	ns	6,8
Address hold from clock HIGH	t <sub>AH</sub>	0.7	_	0.7	_	ns	6
Data hold from clock HIGH	t <sub>DH</sub>	0.7	_	0.7	_	ns	6
Write hold from clock HIGH	$t_{WH}$	0.7	_	0.7	-	ns	6,7
Chip select hold from clock HIGH	t <sub>CSH</sub>	0.7	_	0.7	_	ns	6,8
ADV setup to clock HIGH	t <sub>ADVS</sub>	1.7	_	1.7	_	ns	6
ADSP setup to clock HIGH	t <sub>ADSPS</sub>	1.7	_	1.7	-	ns	6
ADSC setup to clock HIGH	t <sub>ADSCS</sub>	1.7	_	1.7	_	ns	6
ADV hold from clock HIGH	t <sub>ADVH</sub>	0.7	-	0.7	_	ns	6
ADSP hold from clock HIGH	t <sub>ADSPH</sub>	0.7	_	0.7	_	ns	6
ADSC hold from clock HIGH	t <sub>ADSCH</sub>	0.7	_	0.7	_	ns	6


<sup>1</sup> See Notes on page 17.

### **Snooze Mode Electrical Characteristics**


Description	Conditions	Symbol	Min	Max	Units
Current during Snooze Mode	$ZZ \ge V_{IH}$	$I_{SB2}$		30	mA
ZZ active to input ignored		$t_{\mathrm{PDS}}$	2		cycle
ZZ inactive to input sampled		$t_{ m PUS}$	2		cycle
ZZ active to SNOOZE current		$t_{ZZI}$		2	cycle
ZZ inactive to exit SNOOZE current		t <sub>RZZI</sub>	0		



#### Key to switching waveforms



#### Timing waveform of read cycle




Note:  $\acute{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\acute{Y} = ADD$  when  $\overline{LBO} = low$ .  $\overline{BW[a:d]}$  is don't care.

<sup>\*</sup>Outputs are disabled within two clk cycles after DSEL command




### Timing waveform of write cycle



Note:  $\acute{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\acute{Y} = ADD$  when  $\overline{LBO} = low$ .




## Timing waveform of read/write cycle (ADSP Controlled; ADSC High)



Note:  $\acute{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\acute{Y} = ADD$  when  $\overline{LBO} = low$ .




# Timing waveform of read/write cycle( $\overline{ADSC}$ controlled, $\overline{ADSP}$ = HIGH)





### Timing waveform of power down cycle





#### **AC** test conditions

- Output load: see Figure B, except for  $t_{LZC}$ ,  $t_{LZOE}$ ,  $t_{HZOE}$ ,  $t_{HZC}$ , see Figure C.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform




Figure B: Output load (A)




Figure C: Output load (B)

#### Notes:


- 1) For test conditions, see "AC Test Conditions", Figures A, B, C
- 2) This parameter measured with output load condition in Figure C.
- 3) This parameter is sampled, but not 100% tested.
- 4)  $t_{\mbox{HZOE}}$  is less than  $t_{\mbox{LZOE}}$  and  $t_{\mbox{HZC}}$  is less than  $t_{\mbox{LZC}}$  at any given temperature and voltage.
- 5)  $t_{CH}$  measured HIGH above  $V_{IH}$  and  $t_{CL}$  measured as LOW below  $V_{IL}$
- 6) This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled.
- 7) Write refers to  $\overline{\text{GWE}}$ ,  $\overline{\text{BWE}}$ ,  $\overline{\text{BW}[a,b]}$ .
- 8) Chip select refers to  $\overline{\text{CE0}}$ , CE1,  $\overline{\text{CE2}}$ .



## **Package Dimensions**

## 100-pin quad flat pack (TQFP)

	TQ	FP				
•	Min	Max				
A1	0.05	0.15				
<b>A2</b>	1.35	1.45				
b	0.22	0.38				
c	0.09	0.20				
D	13.90	14.10				
E	19.90	20.10				
e	0.65 n	ominal				
Hd	15.90	16.10				
He	21.90	22.10				
L	0.45	0.75				
L1	1.00 nominal					
α	0°	7°				
Dimensions in millimeters						





### **Ordering information**

Package	-166 MHz	-133 MHz
TQFP x18	AS7C33512PFD18A-166TQC	AS7C33512PFD18A-133TQC
TQFP x18	AS7C33512PFD18A-166TQI	AS7C33512PFD18A-133TQI

Note: Add suffix 'N' with the above part number for Lead Free Parts (Ex. AS7C33512PFD18A-166TQCN)

### Part numbering guide

AS7C	33	512	PF	D	18	A	-XXX	TQ	C/I	X
1	2	3	4	5	6	7	8	9	10	11

1. Alliance Semiconductor SRAM prefix

2. Operating voltage: 33=3.3V

3. Organization: 512=512K

4. Pipelined mode

5. Deselect: D=Double cycle deselect

6. Organization: 18=x18

7. Production version: A=first production version

8. Clock speed (MHz)

9. Package type: TQ=TQFP

10. Operating temperature: C=Commercial (0° C to 70° C); I=Industrial (-40° C to 85° C)

11. N = Lead free part





Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054

Tel: 408 - 855 - 4900 Fax: 408 - 855 - 4999 www.alsc.com Copyright © Alliance Semiconductor All Rights Reserved

Part Number: AS7C33512PFD18A Document Version: v.1.3

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/ or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting system