RENESAS

HN58C1001 Series

1M EEPROM (128-kword \times 8-bit) Ready/Busy and RES function

REJ03C0145-0800Z (Previous ADE-203-028G (Z) Rev.7.0) Rev. 8.00 Nov. 27. 2003

Description

Renesas Technology's HN58C1001 is an electrically erasable and programmable ROM organized as 131072word \times 8-bit. It has realized high speed, low power consumption and high reliability by employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 128-byte page programming function to make the write operations faster.

Features

- Single supply: $5.0 \text{ V} \pm 10\%$
- Access time: 150 ns (max)
- Power dissipation
 - Active: 20 mW/MHz, (typ)
 - Standby: $110 \mu W$ (max)
- On-chip latches: address, data, \overline{CE} , \overline{OE} , \overline{WE}
- Automatic byte write: 10 ms (max)
- Automatic page write (128 bytes): 10 ms (max)
- Data polling and RDY/Busy
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10^4 erase/write cycles (in page mode)
- 10 years data retention
- Software data protection
- Write protection by $\overline{\text{RES}}$ pin
- There are also lead free products.


Rev.8.00, Nov. 27.2003, page 1 of 21



Ordering Information

Туре No.	Access time	Package
HN58C1001FP-15	150 ns	525 mil 32-pin plastic SOP (FP-32D)
HN58C1001T-15	150 ns	32-pin plastic TSOP (TFP-32DA)
HN58C1001FP-15E	150 ns	525 mil 32-pin plastic SOP (FP-32DV) Lead free
HN58C1001T-15E	150 ns	32-pin plastic TSOP (TFP-32DAV) Lead free


Pin Arrangement



Pin Description

Pin name	Function
A0 to A16	Address input
I/O0 to I/O7	Data input/output
ŌĒ	Output enable
CE	Chip enable
WE	Write enable
V _{cc}	Power supply
V _{ss}	Ground
RDY/Busy	Ready busy
RES	Reset

Block Diagram



Rev.8.00, Nov. 27.2003, page 3 of 21

Operation Table

Operation	CE	ŌĒ	WE	RES	RDY/Busy	I/O
Read	V _{IL}	V _{IL}	V _{IH}	$V_{H}^{*^{1}}$	High-Z	Dout
Standby	V _{IH}	×* ²	×	×	High-Z	High-Z
Write	V	V _{IH}	V	V _H	High-Z to V_{OL}	Din
Deselect	V	V _{IH}	V _{IH}	V _H	High-Z	High-Z
Write Inhibit	×	×	V _{IH}	×		
	×	V _{IL}	×	×		
Data Polling	V _{IL}	V _{IL}	V _{IH}	V _H	V _{oL}	Dout (I/O7)
Program reset	×	×	×	V _{IL}	High-Z	High-Z

Notes: 1. Refer to the recommended DC operating conditions.

2. ×: Don't care

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V_{ss}	V _{cc}	–0.6 to +7.0	V
Input voltage relative to V_{ss}	Vin	–0.5* ¹ to +7.0	V
Operating temperature range*2	Topr	0 to +70	°C

Storage temperature range	Tstg	-55 to +125	°C

Notes: 1. Vin min = -3.0 V for pulse width ≤ 50 ns

2. Including electrical characteristics and data retention

Recommended DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{cc}	4.5	5.0	5.5	V
	V _{ss}	0	0	0	V
Input voltage	V _{IL}	-0.3* ¹	_	0.8	V
	V _{IH}	2.2	_	V _{cc} + 0.3	V
	V _H	$V_{cc} - 0.5$	_	V _{cc} + 1.0	V
Operating temperature	Topr	0	_	+70	°C

Note: 1. V_{\parallel} (min): -1.0 V for pulse width \leq 50 ns

Rev.8.00, Nov. 27.2003, page 4 of 21

	· ·	, u		,		
Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	l _u	_	_	2* ¹	μA	V_{cc} = 5.5 V, Vin =5.5 V
Output leakage current	I _{LO}	—	_	2	μA	V_{cc} = 5.5 V, Vout = 5.5/0.4 V
Standby V_{cc} current	I _{CC1}	_	_	20	μA	$\overline{CE} = V_{cc}$
	I _{CC2}	_	_	1	mA	$\overline{CE} = V_{H}$
Operating V_{cc} current	I _{CC3}	_		15	mA	lout = 0 mA, Duty = 100%, Cycle = 1 μ s, V _{cc} = 5.5 V
		_	_	50	mA	lout = 0 mA, Duty = 100%, Cycle = 150 ns, V_{cc} = 5.5 V
Output low voltage	V _{OL}	_	_	0.4	V	I _{oL} = 2.1 mA
Output high voltage	V _{OH}	2.4			V	I _{OH} = -400 μA

DC Characteristics (Ta = 0 to +70°C, $V_{cc} = 5.0V \pm 10\%$)

Notes: 1. I_{μ} on $\overline{\text{RES}}$: 100 μ A (max)

Capacitance (Ta = +25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin	_	_	6	pF	Vin = 0 V
Output capacitance*1	Cout		—	12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

Rev.8.00, Nov. 27.2003, page 5 of 21

AC Characteristics (Ta = 0 to +70°C, V_{cc} = 5.0 V ± 10%)

Test Conditions

- Input pulse levels: 0.4 V to 2.4 V 0 V to V_{cc} ($\overline{\text{RES}}$ pin)
- Input rise and fall time: ≤ 20 ns
- Output load: 1TTL Gate +100 pF
- Reference levels for measuring timing: 0.8 V, 2.0 V

Read Cycle

		HN58C1	001-15		
Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t _{ACC}	_	150	ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$
CE to output delay	t _{CE}	_	150	ns	$\overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$
OE to output delay	t _{oe}	10	75	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
Address to output hold	t _{on}	0		ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$
\overline{OE} (\overline{CE}) high to output float* ¹	t _{DF}	0	50	ns	$\overline{CE} = V_{IL}, \ \overline{WE} = V_{IH}$
RES low to output float ^{*1}	t _{DFR}	0	350	ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$
RES to output delay	t _{RR}	0	450	ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$



Write Cycle

Parameter	Symbol	Min* ²	Тур	Мах	Unit	Test conditions
Address setup time	t _{AS}	0	_	_	ns	
Address hold time	t _{AH}	150	—		ns	
CE to write setup time (WE controlled)	t _{cs}	0			ns	
CE hold time (WE controlled)	t _{cH}	0	—	_	ns	
WE to write setup time (CE controlled)	t _{ws}	0			ns	
WE hold time (CE controlled)	t _{wH}	0			ns	
OE to write setup time	t _{oes}	0			ns	
OE hold time	t _{OEH}	0			ns	
Data setup time	t _{DS}	100			ns	
Data hold time	t _{DH}	10			ns	
WE pulse width (WE controlled)	t _{wP}	250			ns	
CE pulse width (CE controlled)	t _{cw}	250			ns	
Data latch time	t _{DL}	300			ns	
Byte load cycle	t _{BLC}	0.55		30	μs	
Byte load window	t _{BL}	100	_		μs	
Write cycle time	t _{wc}	_		10* ³	ms	
Time to device busy	t _{DB}	120			ns	
Write start time	t _{DW}	150* ⁴	_	_	ns	
Reset protect time	t _{RP}	100	—	_	μs	
Reset high time* ⁵	t _{RES}	1		—	μs	

Notes: 1. t_{DF} and t_{DFR} are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

2. Use this device in longer cycle than this value.

3. t_{wc} must be longer than this value unless polling techniques or RDY/Busy are used. This device automatically completes the internal write operation within this value.

4. Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/Busy are used.

5. This parameter is sampled and not 100% tested.


6. A7 to A16 are page addresses and must be same within the page write operation.

7. See AC read characteristics.




Timing Waveforms

Read Timing Waveform









Byte Write Timing Waveform (1) (WE Controlled)

Rev.8.00, Nov. 27.2003, page 9 of 21




Byte Write Timing Waveform (2) (CE Controlled)

Rev.8.00, Nov. 27.2003, page 10 of 21



Page Write Timing Waveform (1) (WE Controlled)


Rev.8.00, Nov. 27.2003, page 11 of 21



Page Write Timing Waveform (2) (CE Controlled)

Rev.8.00, Nov. 27.2003, page 12 of 21

Data Polling Timing Waveform






Toggle bit

This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.


Notes: 1. I/O6 beginning state is "1".

- 2. I/O6 ending state will vary.
- 3. See AC read characteristics.
- 4. Any location can be used, but the address must be fixed.

Toggle bit Waveform








Software Data Protection Timing Waveform (1) (in protection mode)

Software Data Protection Timing Waveform (2) (in non-protection mode)



Rev.8.00, Nov. 27.2003, page 15 of 21

Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 127 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of \overline{WE} or \overline{CE} . When \overline{CE} or \overline{WE} is kept high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/Busy signal also allows status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of write cycle, the RDY/Busy signal changes state to high impedance.

RES Signal

When $\overline{\text{RES}}$ is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping $\overline{\text{RES}}$ low when V_{cc} is switched. $\overline{\text{RES}}$ should be high during read and programming because it doesn't provide a latch function.



WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

RENESAS

Rev.8.00, Nov. 27.2003, page 16 of 21

Write/Erase Endurance and Data Retention Time


The endurance is 10^4 cycles in case of the page programming and 10^3 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.

Data Protection

To prevent this phenomenon, this device has a noise cancellation function that cuts noise if its width is 20 ns or less in program mode.

1. Data Protection against Noise on Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. Be careful not to allow noise of a width of more than 20 ns on the control pins.






2. Data Protection at V_{cc} On/Off

When V_{cc} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.


Note: The EEPROM should be kept in unprogrammable state during V_{cc} on/off by using CPU RESET signal.



2.1 Protection by RES

The unprogrammable state can be realized by that the CPU's reset signal inputs directly to the EEPROM's $\overline{\text{RES}}$ pin. $\overline{\text{RES}}$ should be kept V_{ss} level during V_{cc} on/off.

The EEPROM brakes off programming operation when $\overline{\text{RES}}$ becomes low, programming operation doesn't finish correctly in case that $\overline{\text{RES}}$ falls low during programming operation. $\overline{\text{RES}}$ should be kept high for 10 ms after the last data input.





3. Software data protection

To prevent unintentional programming, this device has the software data protection (SDP) mode. The SDP is enabled by inputting the following 3 bytes code and write data. SDP is not enabled if only the 3 bytes code is input. To program data in the SDP enable mode, 3 bytes code must be input before write data.

Address	Data
5555	AA
↓	↓
AAAA or 2AAA	55
5555	A0
↓	↓
Write address	Write data } Normal data input

The SDP mode is disabled by inputting the following 6 bytes code. Note that, if data is input in the SDP disable cycle, data can note be written.

Address	Data	
5555	AA	
AAAA or 2AAA	55	
5555	80	
5555	ĂĂ	
AAAA or 2AAA	55	
5555	20	


The software data protection is not enabled at the shipment.

Note: There are some differences between Renesas Technology's and other company's for enable/disable sequence of software data protection. If there are any questions, please contact with Renesas Technology's sales offices.



Package Dimensions


HN58C1001FP Series (FP-32D, FP-32DV)





Package Dimensions (cont.)

HN58C1001T Series (TFP-32DA, TFP-32DAV)



Rev.8.00, Nov. 27.2003, page 21 of 21



Revision History

HN58C1001 Series Data Sheet

Rev.	Date	Contents of Modification		
		Page	Description	
0.0	Jul. 11. 1991	_	Initial issue	
1.0	Jan. 10. 1992		Recommended DC Operating Conditions	
		_	Addition of V _H	
		5	DC Characteristics	
			I_{CC3} max: 40 mA to 50 mA	
			I_{CC3} test: Cycle = 200 ns to Cycle = 150 ns V _{IH} max: V _{CC} + 1 V to V _{CC} + 0.3 V	
			$V_{\rm H}$ min: $V_{\rm CC} - 1.0$ V to $V_{\rm CC} - 0.5$ V	
		6	AC Characteristics	
			Change of Test Conditions	
			Reference level: 1.8 V to 2.0 V	
			t _{DL} min: 200 ns to 300 ns	
			t _{BLC} min: 0.35 μs to 0.55 μs	
			t _{WP} /t _{CW} min: 150 ns to 250 ns	
		4.0	tcs/tcн to tws/twн (CE Controlled)	
		16	Functional Description	
			Deletion of Write Protection (2) Data Protection 2:	
			during programming because to during	
			programming and read because	
			unprogrammable, standby or readout state to	
			unprogrammable state	
			Deletion of protection of mistake	
			by $\overline{CE} = V_{CC}$ or $\overline{OE} = Low$ or	
			$\overline{WE} = V_{CC}$ level at V_{CC} on/off	
			Software data protection	
		0	Address: AAAA to AAAA or 2AAA	
		8	Change of Timing Waveforms	
2.0	Jan. 21. 1993		Deletion of HN58C1001-12	
		6	AC Characteristics t _{DH} min: 0 ns to 10 ns	
			Deletion of Mode Description	
			Addition of Reset function	
			Change of erase/write cycles in page mode: 10 ⁵ to 10 ⁴	
		—	Change of erase/write cycles in byte mode: 104 to 10 ³	
3.0	Apr. 23. 1993	14	Addition of Toggle Bit	
4.0	Nov. 25. 1994	6	Capacitance	
		-	Addition of note 1	
		6	AC Characteristics	
			Write cycle: Addition of note 2,3	
		11	Addition of t _{DW} min: 150 ns Page write timing waveform	
			Addition of note 1	
5.0	May. 23. 1995	_	Deletion of HN58C1001R series (TFP-32DAR)	

Revision Record (cont.)

6.0	Apr. 8. 1997		Change of format
0.0	, ipi: 0: 1007	6	AC Characteristics
		-	Addition of note.6
		8	Timing Waveforms
			Toggle bit
			Addition of note.3, 4
		16	Functional Description
			Addition of CPU Reset timing waveform
			Data protection 3: Addition of note
7.0	Oct. 31. 1997	8	Timing Waveforms
			Read Timing Waveforms: Correct error
8.00	Nov. 27. 2003		Change format issued by Renesas Technology Corp.
		2	Ordering Information
			Deletion of HN58C1001P-15
			Addition of HN58C1001FP-15E, HN58C1001T-15E
		20-21	Package Dimensions
			Deletion of DP-32
			FP-32D to FP-32D, FP-32DV
			TFP-32DA to TFP-32DA, TFP-32DAV

RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

- The party inst in your circuit designs:
 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product.
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to eva use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001