Mobile SDRAM

512K x 16Bit x 2Banks Mobile Synchronous DRAM

FEATURES

- 1.8V power supply
- LVCMOS compatible with multiplexed address
- Dual banks operation
- MRS cycle with address key programs
 - CAS Latency (1, 2 & 3)
 - Burst Length (1, 2, 4, 8 & full page)
 - Burst Type (Sequential & Interleave)
- EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock
- Burst Read Single-bit Write operation
- Special Function Support.
 - PASR (Partial Array Self Refresh)
 - TCSR (Temperature compensated Self Refresh)
 - DS (Driver Strength)
- DQM for masking
- Auto & self refresh
- 32ms refresh period (2K cycle)

GENERAL DESCRIPTION

The M52D16161A is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part NO.	MAX Freq.	Package	Comments
M52D16161A-10TG	100MHz	50 PIN TSOP(II)	Pb-free
M52D16161A-10BG	100MHz	60 Ball VFBGA	Pb-free

PIN CONFIGURATION (TOP VIEW)

				٠.		
\ /		, 0		L		
VDD		1	50		Vss	
DQ0		2	49	1	DQ15	
DQ1	느	3	48		DQ14	
Vssq	닐	4	47	г	Vssq	
DQ2		5	46		DQ13	
DQ3	Ц	6	45	\Box	DQ12	
VDDQ	Ц	7	44	г	VDDQ	
DQ4	Ц	8	43		DQ11	
DQ5		9	42	Р	DQ10	
Vssq		10	41	Р	Vssq	
DQ6		11	40	P	DQ9	
DQ7		12	39	P	DQ8	
VDDQ		13	38	Þ	VDDQ	
LDQM		14	37	Þ	N.C/RFU	
WE		15	36	Þ	UDQM	
CAS		16	35	Þ	CLK	
RAS		17	34	Þ	CKE	
CS		18	33	Þ	N.C	
BA		19	32	Þ	A9	
A10/AP		20	31	Þ	A8	
A0		21	30	Þ	A7	
A1		22	29	Ь	A6	
A2		23	28	Ь	A5	
А3		24	27	Ь	A4	50PIN TSOP(II)
VDD		25	26	Ь	Vss	(400mil x 825mil)
				J		(0.8 mm PIN PITCH)

	1	2	3	4	5	6	7
Α	vss	DQ15				DQ0	VDD
В	DQ14	VSSQ				VDDQ	DQ1
С	DQ13	VDDQ				vssq	DQ2
D	DQ12	(DQ11)				DQ4	DQ3
Е	DQ10	VSSQ				VDDQ	DQ5
F	DQ9	VDDQ				VSSQ	DQ6
G	DQ8	NC				NC	DQ7
н	NC	NC				NC	NC
J	NC	UDQM				LDQM	WE
к	NC	CLK				RAS	CAS
L	CKE	NC				NC	ত্ত
М	BA	(A9)				NC	NC NC
N	(A8)	(A7)				AO	A10
Р	A6	A5				(A2)	A1
R	vss	(A4)				(A3)	VDD


60 Ball VFBGA (6.4x10.1mm) (0.65mm ball pitch)

Elite Semiconductor Memory Technology Inc.

Publication Date: May 2009

Revision: 1.7 1/32

FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION DESCRIPTION

Pin	Name	Input Function				
CLK	System Clock	Active on the positive going edge to sample all inputs.				
cs	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM.				
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.				
A0 ~ A10/AP	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, column address : CA0 ~ CA7				
ВА	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.				
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.				
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.				
WE	Write Enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.				
L(U)DQM	Data Input / Output Mask	Makes data output Hi-Z, t _{SHZ} after the clock and masks the output. Blocks data input when L(U)DQM active.				

Publication Date: May 2009

Revision: 1.7 2/32



DQ0 ~ 15	Data Input / Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power/Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No Connection/ Reserved for Future Use	This pin is recommended to be left No Connection on the device.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin,Vout	-1.0 ~ 2.6	V
Voltage on VDD supply relative to Vss	Vdd,Vddq	-1.0 ~ 2.6	V
Storage temperature	Тѕтс	-55 ~ + 150	°C
Power dissipation	Po	0.7	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA= $0 \,^{\circ}\text{C} \sim 70 \,^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	VDD, VDDQ	1.7	1.8	1.9	V	
Input logic high voltage	ViH	0.8 x Vddq	1.8	VDDQ+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.3	V	2
Output logic high voltage	Vон	VDDQ - 0.2	-	-	V	Iон =-0.1mA
Output logic low voltage	Vol	-	-	0.2	V	IoL = 0.1mA
Input leakage current	lıL	-10	-	10	uA	3
Output leakage current	loL	-10	-	10	uA	4

Note: 1.V_{IH} (max) = 2.2V AC for pulse width \leq 3ns acceptable.

2.V (min) = -1.0V AC for pulse width ≤ 3ns acceptable.

3. Any input $0V \le V_{IN} \le V_{DDQ}$, all other pins are not under test = 0V.

4. Dout is disabled, $0V \leq V_{OUT} \leq V_{DDQ}$.

CAPACITANCE (VDD = 1.8V, TA = $25 \,^{\circ}$ C, f = 1MHz)

Elite Semiconductor Memory Technology Inc.

Pin	Symbol	Min	Max	Unit
CLOCK	Cclk	2.0	4.0	pF
RAS, CAS, WE, CS, CKE, LDQM, UDQM	Cin	2.0	4.0	pF
ADDRESS	CADD	2.0	4.0	pF
DQ0 ~DQ15	Соит	3.5	6.0	pF

Publication Date: May 2009 Revision: 1.7 **3/32**

Downloaded from Elcodis.com electronic components distributor



DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, $T_A = 0 \, ^{\circ}C \sim 70 \, ^{\circ}C$)

Parameter	Symbol	hol Tast Condition				Version			
Parameter	Symbol	Test Condition			10	-1	15	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst Length = 1 trc≥ trc (min), tcc≥ tcc (min)	15		2	0	mA	1	
Precharge Standby	ICC2P	CKE ≤ V _{IL} (max), tcc =15ns			0.	12		mA	
Current in power-down mode	ICC2PS	CKE ≤ Vı∟(max), CLK ≤ Vı∟(max	(), tcc = ∞		0	.1		mA	
Precharge Standby Current in non	ICC2N	CKE \geq V _{IH} (min), $\overline{\text{CS}} \geq$ V _{IH} (min) Input signals are changed one	, .		5	.5		mA	
power-down mode	Icc2NS	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max), tcc = ∞ Input signals are stable				1		mA	
Active Standby Current	Іссзр	CKE ≤ V _{IL} (max), tcc =15ns		1.5				mA	
in power-down mode	Іссзрѕ	CKE ≤ VIL(max), CLK≤ VIL(I	CKE ≤ Vı∟(max), CLK≤ Vı∟(max), tcc = ∞			1			
Active Standby Current in non power-down	Іссзи	CKE ≥ V _{IH} (min),			10			mA	
mode (One Bank Active)	Іссзиѕ	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max Input signals are stable	5				mA		
Operating Current (Burst Mode)	Icc4	IoL= 0mA, Page Burst All Band Activated, t _{CCD} = t _{CCD}	(min)	25		5 20		mA	1
Refresh Current	Icc5	trc≥trc(min)		25		20		mA	2
			TCSR range	45	70	45	70	°C	
			2 Banks	50	75	50	75		
Self Refresh Current	Icc6	CKE ≤ 0.2V	1 Bank	45	65	45	65		
Con Honour Gunon			1/2 Bank	40	55	40	55	uA	
			1/4 Bank	35	45	35	45		
Deep Power Down Current	Icc7	CKE≤0.2V			1	0		uA	

Note: 1.Measured with outputs open. Addresses are changed only one time during tcc(min).

2.Refresh period is 32ms. Addresses are changed only one time during tcc(min).


Publication Date: May 2009

Revision: 1.7 4/32



AC OPERATING TEST CONDITIONS (VDD=1.8V \pm 0.1V, TA= 0 °C \sim 70 °C)

Parameter	Value	Unit
Input levels (Vih/Vil)	0.9 x VDDQ / 0.2	V
Input timing measurement reference level	0.5 x Vddq	V
Input rise and fall time	tr / tf = 1 / 1	ns
Output timing measurement reference level	0.5 x Vddq	V
Output load condition	See Fig.2	



(Fig.1) DC Output Load circuit

(Fig.2) AC Output Load Circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Cumbal	Ver	sion	Unit	Note		
Parameter	Symbol	-10	-15	- Onit	Note		
Row active to row active delay	trrd(min)	20 30		20 30		ns	1
RAS to CAS delay	trcd(min)	30	30	ns	1		
Row precharge time	trp(min)	20	30	ns	1		
Row active time	tras(min)	50 60		ns	1		
Row active time	tras(max)	1	00	us			
Row cycle time	trc(min)	80	90	ns	1		
Last data in to new col. Address delay	tcpL(min)		1	CLK	2		
Last data in to row precharge	trdl(min)		2	CLK	2		
Last data in to burst stop	t _{BDL} (min)		1	CLK	2		
Col. Address to col. Address delay	tccp(min)	1		CLK	3		
Number of valid output data	CAS latency=3		2		4		
Number of valid output data	CAS latency=2	1		ea ea	4		

Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.

 The earliest a precharge command can be issued after a Read command without the loss of data is CL+BL-2 clocks.

Publication Date: May 2009
Revision: 1.7 5/32



AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol		-10		15	Unit	Note
Para	Parameter		Min	Max	Min	Max	Unit	Note
CLK cycle time	CAS Latency =3	tcc	10	1000	15	1000	ns	1
CLR Cycle time	CAS Latency =2	toc	15	1000	15	1000	115	'
CLK to valid	CAS Latency =3	tsac	-	9	•	12	ne	1
output delay	CAS Latency =2	ISAC	-	12	-	12	ns	1
Output data hold	time	tон	2.5	-	2.5	-	ns	2
CLK high pulse width		tсн	3	-	3	-	ns	3
CLK low pulse wi	_K low pulse width		3	-	3	1	ns	3
Input setup time		tss	3	-	4	-	ns	3
Input hold time		tsн	1	-	2	•	ns	3
CLK to output in	CLK to output in Low-Z		1	-	1	1	ns	2
CLK to output in	CAS Latency =3	touz	-	7	-	9	ne	_
Hi-Z	CAS Latency =2	tsнz	-	8		9	ns	-

^{*}All AC parameters are measured from half to half.

Note: 1. Parameters depend on programmed CAS latency.

Publication Date: May 2009

Revision: 1.7

^{2.}If clock rising time is longer than 1ns,(tr/2-0.5)ns should be added to the parameter.

^{3.} Assumed input rise and fall time (tr & tf)=1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr+ tf)/2-1]ns should be added to the parameter.

M52D16161A


Mode Register

	•															
BA	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0	Address bus				
Х	Х	1	0	0	L	TMOE	DE	WT		BL		Burst Read and	Burst Read and Single Write (for Write			
												Through Cache)	_			
0	0	0	0	0	L	TMOD	Ε	WT		BL		Mode Register S	et	x =Don't ca	re	
												•				
													A2-A0	WT=0	WT=1	
													000	1	1	
													001	2	2	
									L		_		010	4	4	
												Burst length	011	8	8	
													100	R	R	
													101	R	R	
													110	R	R	
													111	Full page	R	
											,	Mran tuna	0	Sequentia	ıl	
								1			Wrap type		1	Interleave		
														•		
						-										
													Å6-A4	CASI	atency	

	À6-A4	CAS Latency
	000	R
	001	R
Latency mode	010	2
Laterity mode	011	3
	100	R
	101	R
	110	R
	111	R

Remark R: Reserved

Mode Register Write Timing



Publication Date: May 2009

Revision: 1.7 7/32

Extended Mode Register

BA	A10	A9	A8	Α7	A6	A5	A4	A3	A2	A1 .	Α0	Addre	ess bus		
1	0	0	0	0	D	S	Χ	Χ		PASE	₹	Exten	ded Mode I	Register Set	x =Don't care
													A2-A0	Self Refre	esh Coverage
													000	2	Banks
													001	1 Bank (E	Bank 0, BA=0)
									_				010	1/2 Bank	(BA=A10=0)
											P/	ASR	011		R
													100		R
													101	1/4 Bank (E	BA=A10=A9=0)
													110		R
													111		R
										•					

A6-A5

Remark R: Reserved

Driver Strength

Publication Date: May 2009

Revision: 1.7 8/32



Burst Length and Sequence

(Burst of Two)

Starting Address (column address A0 binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
0	0,1	0,1
1	1,0	1,0

(Burst of Four)

Starting Address (column address A1-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
00	0,1,2,3	0,1,2,3
01	1,2,3,0	1,0,3,2
10	2,3,0,1	2,3,0,1
11	3,0,1,2	3,2,1,0

(Burst of Eight)

Starting Address	Sequential Addressing	Interleave Addressing
(column address A2-A0, binary)	Sequence (decimal)	Sequence (decimal)
000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
001	1,2,3,4,5,6,7,0	1,0,3,2,5,4,7,6
010	2,3,4,5,6,7,0,1	2,3,0,1,6,7,4,5
011	3,4,5,6,7,0,1,2	3,2,1,0,7,6,5,4
100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
101	5,6,7,0,1,2,3,4	5,4,7,6,1,0,3,2
110	6,7,0,1,2,3,4,5	6,7,4,5,2,3,0,1
111	7,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0

Full page burst is an extension of the above tables of Sequential Addressing, with the length being 256 for 1Mx16 device.

POWER UP SEQUENCE

- 1.Apply power and start clock, attempt to maintain CKE= "H", L(U)DQM = "H" and the other pin are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3.Issue precharge commands for all banks of the devices.
- 4.Issue 2 or more auto-refresh commands.
- 5.Issue a mode register set command to initialize the mode register.
- 6.Issue an extended mode register set command to define special function of the device after normal MRS.
- Cf.)Sequence of 4~6 is regardless of the order.

Elite Semiconductor Memory Technology Inc.

Publication Date: May 2009

Revision: 1.7 9/32



SIMPLIFIED TRUTH TABLE

C	DNAMMC		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	ВА	A10/AP	A9~A0	Note
	Mode Registe	er Set	Н	Х	L	L	L	L	Х		OP CO	DE	1,2
Register	Extended Mod Set	de Register	Н	Х	L	L	L	L	Х		OP CO	DE	1,2
	Auto Refresh		Н	Н	L	ı	L	Н	Х		Х		3
Refresh	0 " 0 "	Entry	• • •	L	_	_	_		^		^		3
	Self Refresh	Exit	L	Н	L H	H X	H X	H X	Х		Х		3
Bank Active & Roy	v Addr		Н	X	I	1	H	H	Х	V	Row A	ddress	3
	Auto Precharg	ne Disable			-						I	Column	4
Read & Column Address			Н	Х	L	Н	L	Н	Х	V		Address	4.5
Column Address	Auto Prechar										Н	(A0~A7)	4,5
Write & Column	Auto Precharge Disable		н	×	L	н	L	L	Х	V	L	Column	4
Address	Auto Prechar	ge Enable		,	_		_	_	, ,		Н	Address (A0~A7)	4,5
Burst Stop	•		Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank Selection Both Banks	n	Н	Х	L	L	Н	L	Х	V X	L H	Х	4
					Н	Х	Х	Х			<u> </u>		
Clock Suspend or Active Power Dow		Entry	Η	L	L	V	V	V	Х	X			
Active Power Dov	/n	Exit	L	Н	Χ	Х	Х	Х	X				
		Entry	Н	L	Н	Х	Х	Х	Х				
Precharge Power	Down Mode	Liniy	• • • • • • • • • • • • • • • • • • • •	_	L	Н	Н	Н	^	-	Х		
		Exit	L	Н	H	X V	X V	X V	Х		^		
DQM			Н		<u> </u>	X	V	V	V		Х		7
· ·			H	.	Н	X	Х	Х	-				
No Operation Command			Н	X	L	Н	Н	Н	Х		X		
Deep Power Down Mode Entry			Н	L	L	Н	Н	L	Χ		Х		
		Exit	L	Н	Χ	X	Χ	X	Χ				

(V= Valid, X= Don't Care, H= Logic High, L = Logic Low)

Note:

- 1. OP Code: Operation Code
 - A0~ A10/AP, BA: Program keys (@MRS). BA=0 for MRS and BA=1 for EMRS.
- 2. MRS/EMRS can be issued only at both banks precharge state.
 - A new command can be issued after 2 clock cycle of MRS/EMRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto". Auto / self refresh can be issued only at both banks precharge state.

4. BA: Bank select address.


Elite Semiconductor Memory Technology Inc.


- If "Low": at read, write, row active and precharge, bank A is selected.
- If "High": at read, write, row active and precharge, bank B is selected.
- If A10/AP is "High" at row precharge, BA ignored and both banks are selected.
- 5. During burst read or write with auto precharge, new read/write command can not be issued.
 - Another bank read /write command can be issued after the end of burst. New row active of the associated bank can be issued at trp after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

Publication Date: May 2009

Revision: 1.7 10/32

Single Bit Read-Write-Read Cycle (Same Page) @CAS Latency=3, Burst Length=1





Publication Date: May 2009

Revision: 1.7 11/32

*Note: 1. All inputs expect CKE & DQM can be don't care when $\overline{\text{CS}}$ is high at the CLK high going edge.

2. Bank active & read/write are controlled by BA.

ВА	Active & Read/Write
0	Bank A
1	Bank B

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.


A10/AP	ВА	Operation
0	0	Disable auto precharge, leave bank A active at end of burst.
	1	Disable auto precharge, leave bank B active at end of burst.
1	0	Enable auto precharge, precharge bank A at end of burst.
1	1	Enable auto precharge, precharge bank B at end of burst.


4.A10/AP and BA control bank precharge when precharge command is asserted.

A10/AP	ВА	precharge
0	0	Bank A
0	1	Bank B
1	Х	Both Banks


Publication Date: May 2009

Revision: 1.7 12/32









- 2. Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row
 - 3. Access time from Row active command. tcc*(trcd +CAS latency-1)+tsac

*Note: 1. Minimum row cycle times is required to complete internal DRAM operation.

precharge. Last valid output will be Hi-Z (tshz) after the clock.


4. Output will be Hi-Z after the end of burst.(1,2,4,8 bit burst) Burst can't end in Full Page Mode.

Publication Date: May 2009

: Don't care

14/32 Revision: 1.7


Page Read & Write Cycle at Same Bank @ Burst Length=4



- *Note: 1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
 - 2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
 - 3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

Publication Date: May 2009 Elite Semiconductor Memory Technology Inc. Revision: 1.7 15/32

Page Read Cycle at Different Bank @ Burst Length=4




*Note: 1. $\overline{\text{CS}}$ can be don't cared when $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high at the clock high going edge.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

Publication Date: May 2009

Revision: 1.7 16/32

Page Write Cycle at Different Bank @ Burst Length = 4




: Don't care

*Note: 1.To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2. To interrupt burst write by row precharge, both the write and the precharge banks must be the same.

Publication Date: May 2009 Revision: 1.7 17/32

Read & Write Cycle at Different Bank @ Burst Length = 4




*Note: 1. tcpl should be met to complete write.

Elite Semiconductor Memory Technology Inc.

Publication Date: May 2009

Revision: 1.7 18/32

Read & Write Cycle with auto Precharge @ Burst Length =4




:Don't Care

*Note: 1. tcpl should be controlled to meet minimum tras before internal precharge start (In the case of Burst Length=1 & 2 and BRSW mode)

Publication Date: May 2009 Revision: 1.7 19/32

Clock Suspension & DQM Operation Cycle @ CAS Latency=2, Burst Length=4



:Don't Care


*Note: 1. DQM is needed to prevent bus contention.


Elite Semiconductor Memory Technology Inc.

Publication Date: May 2009

Revision: 1.7 20/32

Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Burst Length =Full page





*Note: 1. Burst can't end in full page mode, so auto precharge can't issue.


2. About the valid DQs after burst stop, it is same as the case of RAS interrupt. Both cases are illustrated above timing diagram. See the label 1, 2 on them. But at burst write, burst stop and RAS interrupt should be compared carefully. Refer the timing diagram of "Full page write burst stop cycle".

3. Burst stop is valid at every burst length.

Publication Date: May 2009 Revision: 1.7 21/32

Downloaded from Elcodis.com electronic components distributor

Write Interrupted by Precharge Command & Write Burst stop Cycle @ Burst Length =Full page



*Note: 1. Burst can't end in full page mode, so auto precharge can't issue.

2. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trol.

DQM at write interrupted by precharge command is needed to prevent invalid write.

Input data after Row precharge cycle will be masked internally.


3. Burst stop is valid at every burst length.

Elite Semiconductor Memory Technology Inc.

Publication Date: May 2009

Revision: 1.7 22/32

Burst Read Single bit Write Cycle @ Burst Length=2



*Note: 1. BRSW modes is enabled by setting A9 "High" at MRS (Mode Register Set).


At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.

2. When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated. Auto precharge is executed at the next cycle of burst-end, so in the case of BRSW write command, the precharge command will be issued after two clock cycles.

Publication Date: May 2009

Revision: 1.7 23/32

Active/Precharge Power Down Mode @ CAS Latency=2, Burst Length=4



: Don't care


*Note: 1. Both banks should be in idle state prior to entering precharge power down mode.

- 2. CKE should be set high at least 1CLK+tss prior to Row active command.
- 3. Can not violate minimum refresh specification. (32ms)

Publication Date: May 2009

Revision: 1.7 24/32

Deep Power Down Mode Entry & Exit Cycle



Note:

DEFINITION OF DEEP POWER MODE FOR Mobile SDRAM:

Deep Power Down Mode is an operating mode to achieve maximum power reduction by cutting the power of the whole memory of the device. Once the device enters in Deep Power Down Mode, data will not be retained. Full initialization is required when the device exits from Deep Power Down Mode.

TO ENTER DEEP POWER DOWN MODE


- 1) The deep power down mode is entered by having $\overline{\text{CS}}$ and $\overline{\text{WE}}$ held low with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high at the rising edge of the clock. While CKE is low.
- 2) Clock must be stable before exited deep power down mode.
- 3) Device must be in the all banks idle state prior to entering Deep Power Down mode.

TO EXIT DEEP POWER DOWN MODE

- 4) The deep power down mode is exited by asserting CKE high.
- 5) $200 \,\mu\,\mathrm{s}$ wait time is required to exit from Deep Power Down.
- 6) Upon exiting deep power down an all bank precharge command must be issued followed by two auto refresh commands and a load mode register sequence.

Publication Date: May 2009 Revision: 1.7 **25/32**

Self Refresh Entry & Exit Cycle



: Don't care

*Note: TO ENTER SELF REFRESH MODE

- 1. CS, RAS & CAS with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low".
 - cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

TO EXIT SELF REFRESH MODE


Elite Semiconductor Memory Technology Inc.

- 4. System clock restart and be stable before returning CKE high.
- 5. CS Starts from high.
- 6. Minimum tRC is required after CKE going high to complete self refresh exit.
- 7. 2K cycles of burst auto refresh is required immediately before self refresh entry and immediately after self refresh exit.

Publication Date: May 2009

Revision: 1.7 26/32

Downloaded from Elcodis.com electronic components distributor



^{*}Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE

Elite Semiconductor Memory Technology Inc.


*Note: 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ & $\overline{\text{WE}}$ activation at the same clock cycle with address key will set internal mode register.

- 2.Minimum 2 clock cycles should be met before new RAS activation.
- 3. Please refer to Mode Register Set table.

Publication Date: May 2009

Revision: 1.7 27/32

Extended Mode Register Set Cycle



*Both banks precharge should be completed before Extended Mode Register Set cycle.

EXTENDED MODE REGISTER SET CYCLE


*Note: 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ & $\overline{\text{WE}}$ activation at the same clock cycle with address key will set internal extended mode register.

- 2.Minimum 2 clock cycles should be met before new RAS activation.
- 3. Please refer to Extended Mode Register Set table.

Publication Date: May 2009 Revision: 1.7 **28/32**



PACKAGE DIMENSIONS 50-LEAD TSOP(II) SDRAM(400mil)




Symbol		Dimension in mm		Dimension in inch					
Symbol	Min	Nom	Max	Min	Nom	Max			
Α	-	-	1.20	-	-	0.047			
A1	0.051	0.127	0.203	0.002	0.005	0.008			
A2	0.95	1.00	1.05	0.037	0.039	0.041			
В	0.30	-	0.45	0.012	-	0.018			
B1	0.30	0.35	0.40	0.012	0.014	0.016			
С	0.12	-	0.21	0.005	-	0.008			
C1	0.10	0.127	0.16	0.004	0.005	0.006			
D	20.82	20.95	21.08	0.820	0.825	0.830			
Е	11.56	11.76	11.96	0.455	0.463	0.471			
E1	10.03	10.16	10.29	0.394	0.400	0.405			
L	0.40	0.50	0.60	0.016	0.020	0.024			
L1		0.80 REF		0.031 REF					
е		0.80 BSC			0.031 BSC				
θ	0	-	8	0	-	8			

Publication Date: May 2009

Revision: 1.7 29/32

PACKING 60-BALL

DIMENSIONS SDRAM (6.4x10.1 mm)



Symbol	Dim	ension in	mm	Dime	ension in	inch
	Min	Norm	Max	Min	Norm	Max
Α			1.00			0.039
A_1	0.20	0.25	0.30	0.008	0.010	0.012
A_2	0.61	0.66	0.71	0.024	0.026	0.028
Фь	0.30	0.35	0.40	0.012	0.014	0.016
D	6.30	6.40	6.50	0.248	0.252	0.256
Ε	10.00	10.10	10.20	0.394	0.398	0.402
D ₁		3.90			0.154	
E₁		9.10			0.358	
е		0.65			0.026	

Controlling dimension : Millimeter.

Publication Date: May 2009 30/32

Revision: 1.7

Revision History

Revision	Date	Description
0.1	2004.10.15	ORIGINAL
0.2	2005.02.17	1. Delete M12L16161A-8T 2. Delete CL=1 item 3. Modify tSAC spec. M12D16161A-10 tSAC=9ns (CL=3) M12D16161A-10 tSAC=12ns (CL=2) M12D16161A-15 tSAC=12ns (CL=3) M12D16161A-15 tSAC=12ns (CL=2)
V1.0	2005.06.15	Delete Preliminary Add Pb-free to ordering information Modify typing error of page4
V1.1	2005.09.06	Add I _{CC2P} ; I _{CC2N} ; I _{CC2NS} ; I _{CC3PS} ; I _{CC3PS} ; I _{CC3NS} SPEC
V1.2	2005.11.04	Modify t _{RC} (-10T) spec from 70ns to 80ns
V1.3	2005.11.16	Add 60 Ball VFBGA
V1.4	2006.04.17	Modify part no. from M12D1616A to M52D1616A at every page
V1.5	2007.04.24	Delete BGA 球型陣列標示
V1.6	2007.06.22	Modify pin name A11 => BA
V1.7	2009.05.11	Correct the voltage of absolute maximum ratings Correct Power Up Sequence for EMRS and add the chart of EMRS Add the chart of Deep Power Down Mode Modify rhe description about self refresh opearation

Publication Date: May 2009 Revision: 1.7 31/32

 ${\it Elite \ Semiconductor \ Memory \ Technology \ Inc.}$

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: May 2009

Revision: 1.7