

GAL20V8/883

High Performance E²CMOS PLD Generic Array Logic[™]

Features

- HIGH PERFORMANCE E2CMOS® TECHNOLOGY
 - 10 ns Maximum Propagation Delay
- Fmax = 62.5 MHz
- 7 ns Maximum from Clock Input to Data Output
- TTL Compatible 12 mA Outputs
- UltraMOS® Advanced CMOS Technology
- 50% REDUCTION IN POWER FROM BIPOLAR
- 75mA Typ Icc on Low Power Device
- E2 CELL TECHNOLOGY
- Reconfigurable Logic
- Reprogrammable Cells
- 100% Tested/100% Yields
- High Speed Electrical Erasure (<100ms)
- 20 Year Data Retention
- EIGHT OUTPUT LOGIC MACROCELLS
- Maximum Flexibility for Complex Logic Designs
- Programmable Output Polarity
- Also Emulates 24-pin PAL® Devices with Full Function/ Fuse Map/Parametric Compatibility
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
 - 100% Functional Testability
- APPLICATIONS INCLUDE:
 - DMA Control
 - State Machine Control
 - High Speed Graphics Processing
 - Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION


Description

The GAL20V8/883 is a high performance E²CMOS programmable logic devices processed in full compliance to MIL-STD-883. This military grade device combines a high performance CMOS process with Electrically Erasable (E²) floating gate technology to provide the highest speed/power performance available in the 883 qualified PLD market.


The generic GAL architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The GAL20V8/883 is capable of emulating all standard 24-pin PAL® devices with full function/fuse map/parametric compatibility.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. Therefore, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

Functional Block Diagram



Pin Configuration



Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

November 2006



Specifications GAL20V8B/883

Absolute Maximum Ratings(1)

Supply voltage V _{cc}	0.5 to +7V
Input voltage applied	–2.5 to V _{cc} +1.0V
Off-state output voltage applied	–2.5 to V _{cc} +1.0V
Storage Temperature	65 to 150°C
Case Temperature with	

1.Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

Power Applied–55 to 125°C

Recommended Operating Conditions

CaseTemperature (T _c))–55 to ′	125°C
Supply voltage (V _{cc})		
with Respect to Grou	und +4.50 to +	5.50\

DC Electrical Characteristics

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER		CONDITION		MIN.	TYP.3	MAX.	UNITS
VIL	Input Low Voltage				Vss - 0.5	_	0.8	V
V IH	Input High Voltage				2.0	_	Vcc+1	V
Iı∟	Input or I/O Low Lea	kage Current	$0V \le VIN \le VIL (MAX.)$		_	_	-100	μΑ
	for -10 Speed Grade	1						
	Input or I/O Low Lea	kage Current	0V ≤ VIN ≤ VIL (MAX.)		_	_	-10	μΑ
	for -15 and -20 Spee	d Grades	Grades					
Iн	Input or I/O High Lea	kage Current	3.5 V IH \leq V IN \leq V CC	_	_	10	μΑ	
V OL	Output Low Voltage	Output Low Voltage		IoL = MAX. Vin = VIL or VIH		_	0.5	V
V OH	Output High Voltage	e Ioh = MAX. Vin = VIL or VIH		Н	2.4	_	_	V
I OL	Low Level Output Current				_	_	12	mA
І ОН	High Level Output C	High Level Output Current			_	_	-2.0	mA
los ²	Output Short Circuit	Current	V cc = 5V V out = 0.5V T	_A = 25°C	-30	_	-150	mA
Icc	Operating Power	V IL = 0.5V V	/IH = 3.0V L -10/-15/-20		_	75	130	mA
	Supply Current	ftoggle = 15MH	Iz Outputs Open	z Outputs Open				

¹⁾ The leakage current is due to the internal pull-up on all pins. See Input Buffer section for more information.

²⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

³⁾ Typical values are at Vcc = 5V and TA = 25 °C

Specifications GAL20V8B/883

AC Switching Characteristics

Over Recommended Operating Conditions

	TEST	DESCRIPTION		10	-15		-20		
PARAMETER	COND1.			MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
t pd	Α	Input or I/O to Combinational Output	2	10	2	15	2	20	ns
tco	А	Clock to Output Delay	1	7	1	12	1	15	ns
tcf ²	_	Clock to Feedback Delay	_	7	_	12	_	15	ns
t su	_	Setup Time, Input or Feedback before Clock↑	10	_	12	_	15	_	ns
t h	_	Hold Time, Input or Feedback after Clock↑	0	_	0	_	0	_	ns
	A Maximum Clock Frequency with 58.8 — External Feedback, 1/(tsu + tco)		41.6	_	33.3	_	MHz		
f max ³	А	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	58.8	_	41.6	_	33.3	_	MHz
A Maximum Clock Frequei No Feedback		Maximum Clock Frequency with No Feedback	62.5	_	50	_	41.6	_	MHz
t wh	_	Clock Pulse Duration, High	8	_	10	_	12	_	ns
t wl	_	Clock Pulse Duration, Low	8	_	10	_	12	_	ns
t en	В	Input or I/O to Output Enabled	_	10	_	15	_	20	ns
	В	OE to Output Enabled	_	10	_	15	_	18	ns
t dis	С	Input or I/O to Output Disabled	_	10	_	15	_	20	ns
	С	OE to Output Disabled	_	10	_	15	_	18	ns

¹⁾ Refer to Switching Test Conditions section.

Capacitance (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C _I	Input Capacitance	10	pF	$V_{CC} = 5.0V, V_{I} = 2.0V$
C _{I/O}	I/O Capacitance	10	pF	$V_{CC} = 5.0V, V_{I/O} = 2.0V$


^{*}Characterized but not 100% tested.

²⁾ Calculated from fmax with internal feedback. Refer to fmax Descriptions section.


³⁾ Refer to fmax Descriptions section.

Specifications GAL20V8/883


Switching Waveforms




Combinatorial Output




Registered Output




Input or I/O to Output Enable/Disable



OE to Output Enable/Disable







fmax with Feedback




fmax Descriptions



Note: fmax with external feedback is calculated from measured tsu and tco.



Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.



fmax with Internal Feedback 1/(tsu+tcf)

Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.


Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure)

Test Condition		R ₁	R ₂	CL			
Α		390Ω	750Ω	50pF			
В	Active High	∞	750Ω	50pF			
	Active Low	390Ω	750Ω	50pF			
С	Active High	∞	750Ω	5pF			
	Active Low	390Ω	750Ω	5pF			



 $^{\star}\text{C}_{\,\text{L}}$ INCLUDES TEST FIXTURE AND PROBE CAPACITANCE

GAL20V8 Ordering Information (MIL-STD-883 and SMD)

					Ordering #		
Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Package	MIL-STD-883	SMD#	
10	10	7	130	24-Pin CERDIP	GAL20V8B-10LD/883	5962-8984004LA	
			130	28-Pin LCC	GAL20V8B-10LR/883	5962-89840043A	
15	12	12	130	24-Pin CERDIP	GAL20V8B-15LD/883	5962-8984003LA	
			130	28-Pin LCC	GAL20V8B-15LR/883	5962-89840033A	
20	15	15	130	24-Pin CERDIP	GAL20V8B-20LD/883	5962-8984002LA	
			130	28-Pin LCC	GAL20V8B-20LR/883	5962-89840023A	

Note: Lattice Semiconductor recognizes the trend in military device procurement towards using SMD compliant devices, as such, ordering by this number is recommended.

Part Number Description

