

Technical Document

- <u>Tools Information</u>
- FAQs
- Application Note

Features

- Flexible total solution for applications that combine PS/2 and low-speed USB interface, such as mice, joysticks, and many others
- USB Specification Compliance
 - Conforms to USB specification V1.1
 - Conforms to USB HID specification V1.1
- Supports 1 Low-speed USB control endpoint and 1 interrupt endpoint
- Each endpoint has 8×8 bytes FIFO
- Integrated USB transceiver
- 3.3V regulator output
- External 6MHz or 12MHz ceramic resonator or crystal
- 8-bit RISC microcontroller, with 2K×14 EPROM (000H~7FFH)
- 96 bytes RAM (20H~7FH)
- 6MHz/12MHz internal CPU clock
- 4-level stacks

General Description


The USB MCU OTP body is suitable for USB mouse and USB joystick devices. It consists of a Holtek high

• Two 8-bit indirect addressing registers

- One 16-bit programmable timer counter with overflow interrupt (shared with PA7, vector 0CH)
- One USB interrupt input (vector 04H)
- HALT function and wake-up feature reduce power consumption
- PA0~PA7 support wake-up function
- Internal Power-On reset (POR)
- Watchdog Timer (WDT)
- 20 I/O ports (including 2-PWM output, PC2, PC3)
- 2 PWM output (PC2, PC3)
- Can produce PWM frequency range from 23Hz to 23kHz
- Built-in 8-bit Analog-to-Digital Converter, (6-channel for internal mode (PB0~PB5), 6-channel for external mode with VHL (PB7) and VRL (PB6))
- 20/28-pin SOP package

performance 8-bit MCU core for control unit, built-in USB SIE, 2K×14 EPROM and 96 bytes data RAM.

Block Diagram



Rev. 1.50

October 19, 2005



Pin Assignment

			VSS 🗆 1	28 □ OSCI
			V330 🗖 2	27 🗖 OSCO
			USBD+/CLK 🗖 3	26 🗖 VDD
			USBD-/DATA 🗖 4	25 🗖 PC3/PWM2
vss 🗆	1 20	🗆 osci	RES 🗆 5	24 🗖 PC2/PWM1
V330 🗆	2 19	🗆 osco	PA0 🗆 6	23 🗖 PA7
USBD+/CLK	3 18		PA1 C	22 🗖 PA6
USBD-/DATA 🗆	4 17	🗆 PA7		21 🗖 PA5
RES 🗆	5 16	🗆 PA6	PC1 🗖	20 🗖 PA4
PA0 🗆	6 15	🗆 PA5	PB0/AN0 L	0 19 🗆 PA3
PA1 🗆	7 14	🗆 PA4	PB1/AN1	18 PA2
РВ2 🗆	8 13	🗆 PA3	PR2/AN2	2 17 PB7/VRH
РВЗ 🗆	9 12	🗆 PA2	DB3/AN3	4 16 □ PB6/VRL
РВ4 🗆	10 11	☐ PB7	PB4/AN4	15 🗆 PB5/AN5
HT82	J97E/HT8	2J97A	HT82J	97E/HT82J97A
	-20 SOP-	A	-	28 SOP-A

Pin Description

Pin Name	I/O	ROM Code Option	Description					
PA0~PA7	I/O	Pull-low Pull-high Wake-up CMOS/NMOS/PMOS	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by ROM code option. The input or output mode is controlled by PAC (PA control register). Pull-high resistor options: PA0~PA7 Pull-low resistor options: PA0~PA3 CMOS/NMOS/PMOS options: PA0~PA7 Wake-up options: PA0~PA7					
PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3 PB5/AN5 PB6/VRL	I/O	Pull-high Analog input	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The PB can be used as analog input of the analog to digital converter (determined by options). Pull-low resistor for options: PB2, PB3					
PB4/AN4 PB7/VRH			Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The PB can be used as analog input of the analog to digital converter (determined by options). Wake-up options: PB4, PB7					
VSS	_		Negative power supply, ground					
PC0~PC3	PC0~PC3 I/O Pull-high		Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). PC2 can be used as PWM1 output PC3 can be used as PWM2 output					
RES	I		Schmitt trigger reset input. Active low.					
VDD			Positive power supply					
V33O	0		3.3V regulator output					
USBD+/CLK	I/O	—	USBD+ or PS2 CLK I/O line USB or PS2 function is controlled by software control register					
USBD-/DATA	/DATA I/O		USBD- or PS2 DATA I/O line USB or PS2 function is controlled by software control register					
OSCI OSCO	 0		OSCI, OSCO are connected to a 6MHz or 12MHz crystal/resonator (determined by software instructions) for the internal system clock.					



Absolute Maximum Ratings

Supply VoltageV_SS-0.3V to V_SS+6.0V	Storage Temperature50°C to 125°C
Input VoltageV_SS-0.3V to V_DD+0.3V	Operating Temperature0°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Test Conditions Symbol Parameter Min. Тур. Max. Unit VDD Conditions 5.5 V V_{DD} **Operating Voltage** 4 ____ ____ _ Operating Current (6MHz Crystal) 5V No load, f_{SYS}=6MHz 7 9 mΑ I_{DD} ____ Standby Current No load, system HALT I_{STB} 5V ____ 300 500 μΑ V_{IL1} Input Low Voltage for I/O Ports 5V 0 0.8 V ____ 2 V_{IH1} Input High Voltage for I/O Ports 5V 5 V ____ V_{IL2} Input Low Voltage (RES) 5V ____ 0 ____ $0.4V_{DD}$ V $0.9V_{DD}$ Input High Voltage (RES) 5V V_{IH2} V_{DD} V _ Output Sink Current for Other Ports I_{OL} 5V V_{OL}=0.4V 2 4 mΑ PA0~PA7, PB0~PB7 and PC0~PC3 **Output Port Source Current** V_{OL}=3.4V I_{OH} 5V -2.5 -4 mΑ Pull-down Resistance for PA0~PA3, R_{PD} 5V 10 30 50 kΩ PB2 and PB3 R_{PH1} Pull-high Resistance for CLK and DATA 2 4.7 6 kΩ Pull-high Resistance for PA0~PA7, R_{PH2} 30 70 50 kΩ PB0~PB7 and PC0~PC3 V_{LVR} Low Voltage Reset 5V 2.4 2.7 3 V

A.C. Characteristics

Ta=25°C

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Tum	Max.	Unit
Symbol	Farameter	VDD	Conditions	win.	Тур.	wax.	Unit
f _{SYS}	System Clock (Crystal OSC)	5V		6	_	12	MHz
f _{RCSYS}	RC Clock with 8-bit Prescaler Register	5V		0	32	_	kHz
t _{WDT}	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler	1024	_	_	t _{RCSYS}
t _{RF}	USBD+, USBD- Rising & falling Time	_	_	75	_	300	ns
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT		1024	_	t _{SYS}
tosc	Crystal Setup	_			5	10	ms
f _{PWM}	PWM Cycle Frequency	_	6MHz or 12MHz	23	_	2300	Hz

Note: Power-on period=t_{WDT}+t_{SST}+t_{OSC}

WDT Time-out in normal mode=1/f_{RCSYS}×256×WDTS+t_{WDT}

WDT Time-out in HALT mode=1/f_{RCSYS} \times 256 \times WDTS+t_{SST}+t_{OSC}



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either 6MHz or 12MHz crystal oscillator, which used a frequency that is determined by the SCLKSEL bit of the SCC Register. The default system frequency is 12MHz. The system clock is internally divided into four nonoverlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to be effectively executed in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter - PC


The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory. After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading to the PCL register, performing a subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupts, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the current program ROM page.

When a control transfer takes place, an additional dummy cycle is required.



Mode	Program Counter										
wode	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0
USB Interrupt	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	0	1	1	0	0
Skip	Program Counter+2										
Loading PCL	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

.....

Program Counter

Note: *10~*0: Program counter bits #10~#0: Instruction code bits S10~S0: Stack register bits

@7~@0: PCL bits



Program Memory - ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048×14 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for program initialization. After a chip reset, the program always begins execution at location 000H.

Location 004H


This area is reserved for the USB interrupt service program. If the USB interrupt is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

• Location 00CH

This location is reserved for the Timer/Event Counter interrupt service program. If a timer interrupt results from a Timer/Event Counter overflow, and the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the program memory can be used as look-up tables. There are three method to read the



Program Memory

ROM data by two table read instructions: "TABRDC" and "TABRDL", transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H).

The three methods are shown as follows:

- The instructions "TABRDC [m]" (the current page, one page=256words), where the table locations is defined by TBLP (07H) in the current page. And the ROM code option TBHP is disabled (default).
- The instructions "TABRDC [m]", where the table locations is defined by registers TBLP (07H) and TBHP (01FH). And the ROM code option TBHP is enabled.
- The instructions "TABRDL [m]", where the table locations is defined by Registers TBLP (07H) in the last page (0700H~07FFH).

Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 1-bit words are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP, TBHP) is a read/write register (07H, 1FH), which indicates the table location. Before accessing the table, the location must be placed in the TBLP and TBHP (If the OTP option TBHP is disabled, the value in TBHP has no effect). The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt should be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending on the requirements.

Once TBHP is enabled, the instruction "TABRDC [m]" reads the ROM data as defined by TBLP and TBHP value. Otherwise, the ROM code option TBHP is disabled, the instruction "TABRDC [m]" reads the ROM data as defined by TBLP and the current program counter bits.

Table Location											
Instruction	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *10~*0: Table location bits @7~@0: TBLP bits P10~P8: Current program counter bits when TBHP is disabled TBHP register bit2~bit0 when TBHP is enabled



Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 4 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 4 return addresses are stored).

Data Memory - RAM for Bank 0

The data memory is designed with 96×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (96×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing registers (R0;00H, R1;02H), Bank register (BP, 04H), PWM1 duty register (0DH), PWM2 duty register(0EH), Timer/Event Counter higher order byte register (TMRH;0FH), Timer/Event Counter lower order byte register (TMRL;10H), Timer/Event Counter control register (TMRC;11H), program counter lower-order byte register (PCL;06H), memory pointer registers (MP0;01H, MP1;03H), accumulator (ACC;05H), table pointers (TBLP;07H, TBHP;1FH), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H), PWM Base Period Register (18H), I/O control registers (PAC;13H, PBC;15H, PCC;17H). USB/PS2 status and control register (USC;1AH), USB endpoint interrupt status register (USR;1BH), system clock control register (SCC;1CH). A/D converter status and control register (ADSC;1DH) and A/D converter result register (ADR;1EH). The remaining space before the 20H is reserved for future ex-

HT82J97E/HT82J97A

	Bank 0
00H	Indirect Addressing Register 0
01H	MP0
02H	Indirect Addressing Register 1
03H	MP1
04H	BP
05H	ACC
06H	PCL
07H	TBLP
08H	TBLH
09H	WDTS
0AH	STATUS
0BH	INTC
0CH	PWM1 Duty Register
0DH	PWM2 Duty Register
0EH	
0FH	TMRH
10H	TMRL
11H	TMRC
12H	PA
13H	PAC
14H	PB
15H	PBC
16H	PC
17H	PCC
18H	PWM Base Period Register (PD)
19H	
1AH	USC
1BH	USR
1CH	SCC
1DH	ADSC
1EH	ADR
1FH	ТВНР
20H	
	General Purpose
	DATA MEMORY
	(96 Bytes)
7FH	

Bank 0 RAM Mapping

panded usage and reading these locations will get "00H". The general purpose data memory, addressed from 20H to 7FH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0 or MP1).



HT82J97E/HT82J97A

Data Memory - RAM for Bank 1

The special function registers used in the USB interface are located in RAM Bank1. In order to access Bank1 register, only the Indirect addressing pointer MP1 can be used and the Bank register BP should be set to 1. The RAM bank 1 mapping is as shown.

Bank 1							
00H	Indirect Addressing Register 0						
01H	MP0						
02H	Indirect Addressing Register 1						
03H	MP1						
04H	BP						
05H	ACC						
06H	PCL						
07H	TBLP						
08H	TBLH						
09H	WDTS						
0AH	STATUS						
0BH	INTC						
0CH	PWM1 Duty Register						
0DH	PWM2 Duty Register						
0EH							
0FH	TMRH						
10H	TMRL						
11H	TMRC						
12H	PA						
13H	PAC						
14H	PB						
15H	PBC						
16H	PC						
17H	PCC						
18H	PWM Base Period Register (PD)						
19H							
1AH	USC						
1BH	USR						
1CH	SCC						
1DH	ADSC						
1EH	ADR						
1FH	TBHP						
20H							
41H	Pipe_ctrl						
42H	AWR						
43H	STALL						
44H	PIPE						
45H	SIES						
46H	MISC						
47H							
48H	FIFO 0						
49H	FIFO 1						

Bank 1 RAM Mapping

Address 00~1FH in RAM Bank0 and Bank1 are located in the same Registers

Indirect Addressing Register

Locations 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation on [00H] ([02H]) will access the data memory pointed to by MP0 (MP1). Reading location 00H (02H) indirectly will return the result 00H. Writing indirectly results in no operation.

The indirect addressing pointer (MP0) always points to Bank0 RAM addresses no matter the value of Bank Register (BP).

The indirect addressing pointer (MP1) can access Bank0 or Bank1 RAM data according to the value of BP which is set to 0 or 1 respectively.

The memory pointer registers (MP0 and MP1) are 7-bit registers.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register - STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended.



Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	ТО	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6		Unused bit, read as "0"
7		Unused bit, read as "0"

Status (0AH) Register

The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, upon entering the interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at a specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

Bit No.	Label	Function			
0	EMI	Controls the master (global) interrupt (1=enable; 0=disable)			
1	EUI	controls the USB interrupt (1=enable; 0= disable)			
2		Jnused bit, read as "0"			
3	ETI	Controls the Timer/Event Counter interrupt (1=enable; 0=disable)			
4	USBF	USB interrupt request flag (1=active; 0=inactive)			
5		Unused bit, read as "0"			
6	TF	Internal timer/event counter request flag (1:active; 0:inactive)			
7		Unused bit, read as "0"			

INTC (0BH) Register



The USB interrupts are triggered by the following USB events and the related interrupt request flag (USBF; bit 4 of the INTC) will be set.

- · Access of the corresponding USB FIFO from PC
- The USB suspend signal from PC
- The USB resume signal from PC
- USB Reset signal

When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (USBF) and EMI bits will be cleared to disable other interrupts.

When the PC Host access the FIFO of the HT82J97E/ HT82J97A, the corresponding request bit of the USR is set, and a USB interrupt is triggered. So user can easily decide which FIFO is accessed. When the interrupt has been served, the corresponding bit should be cleared by firmware. When the HT82J97E/HT82J97A receives a USB Suspend signal from the Host program counter, the suspend line (bit0 of the USC) of the HT82J97E/ HT82J97A is set and a USB interrupt is also triggered.

When the HT82J97E/HT82J97A receives a Resume signal from the Host program counter, the resume line (bit3 of the USC) of the HT82J97E/HT82J97A is set and a USB interrupt is triggered.

Whenever a USB reset signal is detected, the USB interrupt is triggered and URST_Flag bit of the USC register is set. When the interrupt has been served, the bit should be cleared by firmware.

The internal timer/even counter interrupt is initialized by setting the timer/event counter interrupt request flag (;bit 6 of the INTC), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the TF is set, a subroutine call to location 0CH will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
а	USB interrupt	1	04H
b	Timer/Event Counter overflow	2	0CH

The timer/event counter interrupt request flag (TF), USB interrupt request flag (USBF), enable timer/event counter interrupt bit (ETI), enable USB interrupt bit (EUI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EUI and ETI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, USBF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There is an oscillator circuit in the microcontroller.



This oscillator is designed for system clocks. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

A crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. In stead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.


The HT82J97E/HT82J97A can operate in 6MHz or 12MHz system clocks. In order to make sure that the USB SIE functions properly, user should correctly configure the SCLKSEL bit of the SCC Register. The default system clock is 12MHz.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works within a period of approximately $31\mu s$. The WDT oscillator can be disabled by ROM code option to conserve power.

Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator), or instruction clock (sys-





Watchdog Timer

tem clock divided by 4), determine by ROM code option. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by ROM code option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of 31µs/5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 8ms/5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bits 2, 1, 0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 1s/5V. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user defined flags, which can only be set to "10000" (WDTS.7~WDTS.3).

If the device operates in a noisy environment, using the on-chip 32kHz RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the program counter and SP are reset to zero. To clear the contents of the WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set – "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the ROM code option – "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times is equal to one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT" and "CLR WDT" are chosen (i.e. CLRWDT times is equal to two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following:

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on-chip RAM and registers remain unchanged.
- The WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports remain in their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the cause for chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and SP; the others remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will re-



sume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are four ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation
- USB reset


The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the program counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT


Note: "u" stands for "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra delay of 1024 system clock pulses when the system resets (power-up, WDT time-out or $\overrightarrow{\text{RES}}$ reset) or the system awakes from the HALT state.


When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.







Reset Circuit



The functional unit chip reset status are shown below.			
Program Counter	000H		
Interrupt	Disable		
Prescaler	Clear		
WDT	Clear. After master reset, WDT begins counting		
Timer/event Counter	Off		
Input/output Ports	Input mode		
Stack Pointer	Points to the top of the stack		



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-Out (HALT)*	USB-Reset (Normal)	USB-Reset (HALT)
TMRH	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TMRL	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TMRC	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u	00-0 1	00-0 1
Program Counter	000H	000H	000H	000H	000H	000H	000H
MP0	1xxx xxxx	1นนน นนนน	1นนน นนนน	1นนน นนนน	1นนน นนนน	1uuu uuuu	1นนน นนนน
MP1	1xxx xxxx	1นนน นนนน	1นนน นนนน	1นนน นนนน	1นนน นนนน	1uuu uuuu	1uuu uuuu
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu	uu uuuu	01 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu	-000 0000	-000 0000
WDTS	1000 0111	1000 0111	1000 0111	1000 0111	นนนน นนนน	1000 0111	1000 0111
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
РВ	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PCC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
AWR	0000 0000	นนนน นนนน	0000 0000	0000 0000	นนนน นนนน	0000 0000	0000 0000
PIPE	0000 0000	นนนน นนนน	0000 0000	0000 0000	นนนน นนนน	0000 0000	0000 0000
STALL	0000 0000	นนนน นนนน	0000 0000	0000 0000	นนนน นนนน	0000 0000	0000 0000
SIES	0000 0000	นนนน นนนน	0000 0000	0000 0000	นนนน นนนน	0000 0000	0000 0000
MISC	0000 0000	นนนน นนนน	0000 0000	0000 0000	นนนน นนนน	0000 0000	0000 0000
FIFO0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	0000 0000	0000 0000
FIFO1	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน	0000 0000	0000 0000
USC	11xx 0000	uuxx uuuu	11xx 0000	11xx 0000	uuxx uuuu	1100 0u00	1100 0u00
USR	0100 0000	นนนน นนนน	0100 0000	0100 0000	นนนน นนนน	u1uu 0000	u1uu 0000
SCC	0000 0000	սսսս սսսս	0000 0000	0000 0000	นนนน นนนน	uu00 u000	uu00 u000
ADSC	1000 0000	นนนน นนนน	1000 0000	1000 0000	นนนน นนนน	1000 0000	1000 0000
ADR	XXXX XXXX	นนนน นนนน	XXXX XXXX	xxxx xxxx	นนนน นนนน	xxxx xxxx	xxxx xxxx

12

The registers status are summarized in the following table.

Note: "*" stands for "warm reset" "u" stands for "unchanged"

"x" stands for "unknown"



Timer/Event Counter

A timer/event counter (TMR) is implemented in the microcontroller.

The timer/event counter contains a 16-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4.

Using the internal clock source, there is only 1 reference time-base for the timer/event counter. The internal clock source is coming from $f_{SYS}/4$. The external clock input allows the user to count external events, measure time intervals or pulse widths.

There are 3 registers related to the timer/event counter; TMRH (0FH), TMRL (10H), TMRC (11H). Writing TMRL will only put the written data to an internal lower-order byte buffer (8 bits) and writing TMRH will transfer the specified data and the contents of the lower-order byte buffer to TMRH and TMRL preload registers, respectively. The timer/event counter preload register is changed by each writing TMRH operations. Reading TMRH will latch the contents of TMRH and TMRL counters to the destination and the lower-order byte buffer, respectively. Reading the TMRL will read the contents of the lower-order byte buffer. The TMRC is the timer/event counter control register, which defines the operating mode, counting enable or disable and active edge.

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events,


which means that the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the $f_{SYS}/4$ (Timer). The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the $f_{SYS}/4$.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFFFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 6 of the INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR has received a transient from low to high (or high to low if the TE bit is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON

Bit No.	Label	Function	
0~2		Jnused bit, read as "0"	
3	TE	Defines the TMR active edge of the timer/event counter (0=active on low to high; 1=active on high to low)	
4	TON	Enable/disable the timer counting (0=disable; 1=enable)	
5		Unused bit, read as "0"	
6 TM0 TM1 Defines the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused			

TMRC (11H) Register



Timer/Event Counter

Rev. 1.50



bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET can disable the corresponding interrupt services.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs (a timer/event counter reloading will occur at the same time). When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may result in a counting error, this must be taken into consideration by the programmer.

Input/Output Ports

There are 20 bidirectional input/output lines in the microcontroller, labeled from PA to PC, which are mapped to the data memory of [12H], [14H] and [16H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 16H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC) to control the input/output configuration. With this control register, CMOS/NMOS/PMOS output or Schmitt trigger input with or without pull-high/low resistor structures can be reconfigured dynamically under software

control. To function as an input, the corresponding latch of the control register must write a "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction. For output function, CMOS/NMOS/PMOS configurations can be selected (NMOS and PMOS are available for PA only). These control registers are mapped to locations 13H, 15H and 17H.


After a chip reset, these input/output lines remain at high levels or in a floating state (depending on the pull-high/low options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 16H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device.

There are pull-high/low (PA only) options available for I/O lines. Once the pull-high/low option of an I/O line is selected, the I/O line have pull-high/low resistor. Otherwise, the pull-high/low resistor is absent. It should be noted that a non-pull-high/low I/O line operating in input mode will cause a floating state.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.



Note: The outputs of PC2 and PC3 will be PWM outputs when PWM outputs are enabled.

Rev. 1.50

14




Low Voltage Reset – LVR


The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device drops to within the range of $0.9V{\sim}V_{LVR}$ such as might occur when changing the battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- For a valid LVR signal, a low voltage (0.9V~V_{LVR}) must exist for more than 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and will not perform a reset function.
- <u>The LVR</u> uses the "OR" function with the external RES signal to perform a chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.







Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.

*2: A low voltage has to exist for more than 1ms, after that 1ms delay, the device enters a reset mode.



USB with MCU Interface

There are eight registers, including Pipe_ctrl, Address+Remote_WakeUp, STALL, PIPE, SIES, MISC, FIFO 0 and FIFO 1 in this buffer function.

Register Name	Pipe_ctrl	Addr.+Remote	STALL	PIPE	SIES	MISC	FIFO 0	FIFO 1
Mem. Addr.	41H	42H	43H	44H	45H	46H	48H	49H
Reserved Addr.	Bank 1, Address 40H, 4AH, 4FH							

Register Memory Mapping

Address+Remote_WakeUp register represents current address and remote wake-up function. The initial value is "00000000" from MSB to LSB.

Register Address	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
01000010B	R/W		Address value Default value=00000000						Remote Wake-up Function 0: Not this function 1: The function exists

Address+Remote_WakeUp Register

The Pipe_ctrl, STALL and PIPE are bitmap ones. The Pipe_ctrl Register is used for configuring IN (Bit=1) or OUT (Bit=0) Pipe. The default is defined as IN Pipe. The PIPE register represents whether the corresponding endpoint is accessed by host or not. After a USB interrupt signal is being sent out, the MCU can check which endpoint had been accessed. This register is set only after the host accessed the corresponding endpoint. The STALL register shows whether the corresponding endpoint works or not. As soon as the endpoint works improperly, the corresponding bit must be set. The bitmaps are listed as follows:

Register Name	R/W	Register Address	Bit7~Bit2 Reserved	Bit 1	Bit 0	Default Value
Pipe_ctrl	R/W	01000001B	—	Pipe 1	Pipe 0	00000011
STALL	R/W	01000011B	—	Pipe 1	Pipe 0	00000000
PIPE	R	01000100B		Pipe 1	Pipe 0	00000000

STALL (43H) and PIPE (44H) Registers

The SIES Register is used to indicate the present signal state which the USB SIE received and also determines whether the USB SIE has to change the device address automatically.

Bit No.	Function	Read/Write	Register Address
7	MNI	R/W	
6	EOT	R	
5	CRC_ERR	R/W	
4	NAK	R	040004040
3	IN	R	01000101B
2	OUT	R/W	
1	F0_ERR	R/W	
0	Adr_set	R/W	

SIES (45H) Registers Table

HT82J97E/HT82J97A



Function Name	Read/Write	Description
Adr_set	R/W	This bit is used to configure the USB SIE to automatically change the device address with the value of the Address+Remote_WakeUp Register (42H). When this bit is set to 1 by F/W, the USB SIE will update the device address with the value of the Address+Remote_WakeUp Register (42H) after the PC Host has successfully read the data from the device by the IN operation. The USB SIE will clear the bit after updating the device address. Otherwise, when this bit is cleared to 0, the USB SIE will update the device address immediately after an address is written to the Address+Remote_WakeUp Register (42H).
F0_Err	R/W	This bit is used to indicate when there are some errors that occurred when the FIFO0 is accessed. This bit is set by the USB SIE and cleared by F/W.
Out	R/W	This bit is used to indicate that there are OUT token (except for the OUT zero) that has been received. The F/W clears the bit after the OUT data has been read. Also, this bit will be cleared by the USB SIE after the next valid SETUP token is received.
IN	R	This bit is used to indicate that the current USB receiving signal from the PC Host is IN to- ken.
NAK	R	This bit is used to indicate that the USB SIE has transmitted the NAK signal to the Host in response to the PC Host IN or OUT token.
CRC_err	R/W	This bit indicates that there are CRC error (bit=1). The programmer must do something to save the device and keep it alive. This bit is set by the USB SIE and cleared by F/W.
EOT	R	End of transient flag, normal status is 1. If suspend="1" line & EOT="0" indicates that something is wrong in the USB Interface. The programmer must do something to save the device and keep it alive.
MNI	R/W	This bit is for masking the NAK interrupt when MNI="1", the default value="0"

SIES Function Table

The MISC register is actually a command + status to control the desired FIFO action and to show the status of the desired FIFO. Every bit's meaning and usage are listed as follows:

Bit No.	Function	Read/Write	Register Address
7	Len0	R/W	
6	Ready	R	
5	Set CMD	R/W	
4	Sel_pipe1	R/W	04000440D
3	Sel_pipe0	R/W	01000110B
2	Clear	R/W	
1	Tx	R/W	
0	Request	R/W	

MISC (46H) Registers Table

17



Function Name	Read/Write	Description	
Request	R/W	After setting the other desired status, FIFO can be requested by setting this bit high active. After work has been done, this bit must be set low.	
Тх	R/W	Represents the direction and transition end of the MCU accesses. When being set as 1, the MCU wants to write data to FIFO. After work has been done, this bit must be so logic 0 before terminating the request to represent a transition end. For reading action bit must be set to logic 0 to indicate that the MCU wants to read and must be set to lo after work is done.	
Clear	R/W	Represents MCU clear requested FIFO, even if FIFO is not ready.	
Sel_pipe1 Sel_pipe0	R/W	Determines which FIFO is desired, "00" for FIFO 0, "01" for FIFO 1	
Set CMD	R/W	Shows that the data in FIFO is setup as command. This bit will be cleared by firmware. So, even if the MCU is busy, nothing is missed by the SETUP command from the host.	
Ready	R	Indicates that the desired FIFO is ready to work.	
Len0	R/W	Indicates that the host sent a 0-sized packet to the MCU. This bit must be cleared by a read action to the corresponding FIFO. Also, this bit will be cleared by the USB SIE after the next valid SETUP token is received.	

MISC Function Table

18

The HT82J97E/HT82J97A has two 8×8 bidirectional FIFO for the two endpoints (control and Interrupt). User can easily read/write the FIFO data by accessing the corresponding FIFO pointer register (FIFO0, FIFO1). The following are two examples for reading and writing the FIFO data:

HT82J97E/HT82J97A FIFO is read by packet. To read from FIFO, the following should be followed:

- Select one set of FIFO, set in the read mode (MISC TX bit = 0), and set the REQ bit to "1".
- Check the ready bit until the status = 1
- Read through the FIFO pointer register, and record the data number that has been read.
- Repeat steps 2 and 3 until the ready bit becomes 0 which indicates the end of the FIFO data reading.
- Set MISC TX bit = 1
- Clear the REQ bit to 0. Complete reading.

User reads the data through the FIFO pointer register, user has to record the number of bytes to be read. The

HT82J97E/HT82J97A allows a maximum of 8 bytes of data in each packet.

The HT82J97E/HT82J97A FIFO is written by packet. To write to FIFO, the following should be followed:

- Select a set of FIFO, set in the write mode (MISC TX bit = 1), and set the REQ bit to "1"
- Check the ready bit until the status = 1
- Write through the FIFO pointer register and take down the data number that has been written
- Repeat steps 2 and 3 until writing is complete or the ready bit becomes 0 which indicates that the FIFO no longer allows any data writing.
- Set MISC TX bit = 0
- · Clear the REQ bit to 0. Complete writing.

User writes the data through the FIFO pointer register, user has to record the number of bytes that have been written. The HT82J97E/HT82J97A allows a maximum of 8 bytes of data in each packet.



There are some timing constrains and usages illustrated here. By setting the MISC register, the MCU can perform reading, writing and clearing actions. There are some examples shown in the following table for endpoint FIFO reading, writing and clearing.

Actions	MISC Setting Flow and Status
Read FIFO0 sequence	00H \rightarrow 01H \rightarrow delay of 2µs, check 41H \rightarrow read* from FIFO0 register and check if not ready (01H) \rightarrow 03H \rightarrow 02H
Write FIFO1 sequence	0AH \rightarrow 0BH \rightarrow delay of 2µs, check 4BH \rightarrow write* to FIFO1 register and check if not ready (0BH) \rightarrow 09H \rightarrow 08H
Check whether FIFO0 can be read or not	00H \rightarrow 01H \rightarrow delay of 2µs, check 41H (if ready) or 01H (if not ready) \rightarrow 00H
Check whether FIFO1 can be written to or not	0AH \rightarrow 0BH \rightarrow delay of 2µs, check 4BH (if ready) or 0BH (if not ready) \rightarrow 0AH
Write 0-sized packet sequence to FIFO 0	02H \rightarrow 03H \rightarrow delay of 2µs, check 43H \rightarrow 01H \rightarrow 00H

Note: *: There are 2µs gap existing between 2 reading actions or between 2 writing actions

Register Name	R/W	Register Address	Bit7~Bit0	
FIFO 0	R/W	01001000B	Data7~Data0	
FIFO 1	R/W	01001001B	Data7~Data0	

FIFO Register Address Table

USB Active Pipe Timing

The USB active pipe accessed by the host cannot be used by the MCU simultaneously. When the host finishes its work, the signal, a USB_INT will be produced to tell the MCU that the pipe can be used and the acted pipe No. will be shown in the signal, ACT_PIPE as well. The timing is illustrated in the figure below.



USB Active Pipe Timing

Suspend Wake-Up and Remote Wake-Up

If there is no signal on the USB bus for over 3ms, the HT82J97E/HT82J97A will go into a suspend mode. The Suspend line (bit 0 of the USC) will be set to 1 and a USB interrupt is triggered to indicate that the HT82J97E/HT82J97A should jump to the suspend state to meet the $500\mu A$ USB suspend current spec.


In order to meet the 500μ A suspend current, the programmer should disable the USB clock by clearing the USBCKEN (bit3 of the SCC) to "0". The suspend current is 400μ A.

The user can also further decrease the suspend current to $250 \mu A$ by setting the SUSP2 (bit4 of the SCC). But if the SUSP2 is set, the user has to make sure not to enable the LVR OPT option, otherwise the HT82J97E/HT82J97A will be reset.

When the resume signal is sent out by the host, the HT82J97E/HT82J97A will wake-up the MCU by USB in-


terrupt and the Resume line (bit 3 of the USC) is set. In order to make the HT82J97E/HT82J97A function properly, the programmer must set the USBCKEN (bit 3 of the SCC) to 1 and clear the SUSP2 (bit4 of the SCC). Since the Resume signal will be cleared before the Idle signal is sent out by the host and the Suspend line (bit 0 of the USC) is going to "0". So when the MCU is detecting the Suspend line (bit0 of the USC), the Resume line should be remembered and taken into consideration.

After finishing the resume signal, the suspend line will go inactive and a USB interrupt is triggered. The following is the timing diagram:





The device with remote wake-up function can wake-up the USB Host by sending a wake-up pulse through RMWK (bit 1 of USC). Once the USB Host receive the wake-up signal from the HT82J97E/HT82J97A, it will send a Resume signal to the device. The timing is as follows:



To Configure the HT82J97E/HT82J97A as PS2 Device

The HT82J97E/HT82J97A can be defined as a USB interface or a PS2 interface by configuring the SPS2 (bit 4 of the USR) and SUSB (bit 5 of the USR). If SPS2=1, and SUSB=0, the HT82J97E/HT82J97A is defined as PS2 interface, pin USBD- is now defined as PS2 Data pin and USBD+ is now defined as PS2 Clk pin. The user can easily read or write to the PS2 Data or PS2 Clk pin by accessing the corresponding bit PS2DAI (bit 4 of the USC), PS2CKI (bit 5 of the USC), PS2DAO (bit 6 of the USC) and S2CKO (bit 7 of the USC) respectively.

The user should make sure that in order to read the data properly, the corresponding output bit must be set to "1". For example, if user wants to read the PS2 Data by reading PS2DAI, the PS2DAO should be set to "1". Otherwise it always read a "0".

The following is an A/D converter timing diagram:

If SPS2=0, and SUSB=1, the HT82J97E/HT82J97A is defined as a USB interface. Both the USBD- and USBD+ are driven by the USB SIE of the HT82J97E/HT82J97A. User only writes or reads the USB data through the corresponding FIFO.


Both SPS2 and SUSB default is "0".

To Configure the ADC Block

The HT82J97E/HT82J97A has built-in an 8-bit A/D converter with 6 channels (PB0~PB5). In order to make the A/D converter more flexible, there are two modes: External Reference voltage and Internal Reference voltage. It can be easily configured by setting the ADREF (bit 6 of the USR). For External Reference voltage, the reference voltage of the A/D converter comes from an external PB6/VRL and PB7/VRH pins. Otherwise, the reference voltage is coming from the VDD and VSS of the MCU.

PB0~PB5 is the 6-channel input of the A/D converter, it is easy to define which channel is converting by configuring ACS2~ACS0 (bit 2~0 of the ADSC). Also there are four converter clock sources to be selected by setting ADCS1 (bit 4 of the ADSC), ADCS0 (bit 3 of the ADSC).

Once the ADON (bit 6 of the ADSC) is set, it sends the start pulse through START (bit 5 of ADSC). The A/D converter will be in operation. There are EOCB (bit 7 of the ADSC) to indicate whether the A/D converter is busy or not. The EOCB is cleared when the conversion is completed. User can read the converter data by reading the register ADR. In order to meet 500μ A suspend current spec., user should disable the A/D by clearing ADON before jumping to suspend mode.





To Configure PWM Block

The HT82J97E/HT82J97A has two PWM outputs (PWM1 and PWM2), which are shared with PC2, PC3 and can be easily enabled or disabled by the PWM1_EN or PWM2_EN bit of PORT_PC (16H) respectively.

Also there is a one 8-bit PWMBR (PWM Base Period Register, 18H) which defines both PWM output waveform cycle period.

PWM cycle period = $256 \times 1/f_{SYS} \times (PWMBR+1)$, or $256 \times 4/f_{SYS} \times (PWMBR+1)$

where 1/f_{SYS} or 4/f_{SYS} is defined by PWM_S bit of the PORT_PC (16H)

For example if PWMBR = 17, 4/f_{SYS} (T1) is selected and f_{SYS} = 6MHz.

So both output waveform cycle period is $256 \times 4/6 \times (17+1) =$ about $3072 \mu s (0.325 \text{kHz})$

Now user can easily define the corresponding PWM duty by configuring the PWM1DR (for PWM1) or PWM2DR (for PWM2) duty registers

PWM1 duty (high pulse) = (PWM1DR+1)/256×100%

PWM1 high pulse period = PWM1 duty×PWM cycle period

Port-A (12H) – PA

I/O Port Special Registers Definition

PWM1 Low pulse period = PWM cycle period-high pulse period

PWM2 duty (high pulse) = (PWM2DR+1)/256×100%

PWM2 high pulse period = PWM2 duty×PWM cycle period

PWM2 Low pulse period = PWM cycle period-high pulse period


For example PWMBR=17, PWM1DR=63, 4/f_{SYS} (T1) is selected and f_{SYS} =6MHz

PWM cycle period = $256 \times 4/6 \times (17+1)$ = about $3072 \mu s$ (0.325kHz)

PWM1 duty = (63+1)/256 = 25%

PWM1 high pulse period = $25\% \times 3072\mu$ s = 768μ s

PWM1 low pulse period = $3072\mu s - 768\mu s = 2304\mu s$



Register	Bits	Labels	Read/Write	Option	Functions
	0	PA0	R/W	_	I/O (R/W) has pull-low and pull-high ROM code option. Has falling edge wake-up ROM code option.
	1	PA1	R/W		I/O (R/W) has pull-low and pull-high option. Has falling edge wake-up option.
	2	PA2	R/W	_	I/O (R/W) has pull-low and pull-high option. Has falling edge and rising edge wake-up option.
PA	3	PA3	R/W	_	I/O (R/W) has pull-low and pull-high option. Has falling edge and rising edge wake-up option.
(12H)	4	PA4	R/W	—	I/O (R/W) has pull-high option. Has falling edge wake-up option.
	5	PA5	R/W	—	I/O (R/W) has pull-high option. Has falling edge wake-up option.
	6	PA6	R/W	_	I/O (R/W) has pull-high option. Has falling edge wake-up option.
	7	PA7	R/W	_	I/O (R/W) has pull-high option. Has falling edge wake-up option, pin-shared with timer in put pin.

• Port-A Control (13H) – PAC

This port configure the input or output mode of Port-A



• Port-B Control (14H) – PB

Register	Bits	Labels	Read/Write	Option	Functions
	0	PB0	R/W	_	I/O (R/W), has pull-high option, ADC input.
	1	PB1	R/W		I/O (R/W), has pull-high option, ADC input.
	2	PB2	R/W		I/O (R/W), has pull-low and pull-high option, ADC input.
	3	PB3	R/W	_	I/O (R/W), has pull-low and pull-high option, ADC input.
PB (14H)	4	PB4	R/W	_	I/O (R/W), has pull-high option, can wake-up, ADC input.
(1411)	5	PB5	R/W		I/O (R/W), has pull-high option, ADC input.
	6	PB6	R/W	—	I/O (R/W), has pull-high option, ADC input, VRL input for ADC external mode.
	7	PB7	R/W		I/O (R/W), has pull-high option, ADC input, VRH input for ADC external mode, has wake-up capability.

• Port-B Control (15H) – PBC

This port configures the input or output mode of Port-B for I/O mode

Register	Bits	Labels	Read/Write	Option	Functions
	0	PC0	R/W		I/O (R/W), has pull-high option
	1	PC1	R/W		I/O (R/W), has pull-high option
	2	PC2	R/W		I/O (R/W), has pull-high option, can be used as PWM1 output
	3	PC3	R/W		I/O (R/W), has pull-high option, can be used as PWM2 output
PC (16H)	4	PC4	_	_	Reserved bit
(1011)	5 PC5 R/W PWM_S 0= T1	PWM base period register frequency source 0= T1 (default) 1= f _{SYS}			
	6	PC6	R/W	PWM1_EN	1: Internal register bit, enable PWM1 output 0: Disable (default)
	7	PC7	R/W	PWM2_EN	1: Internal register bit, enable PWM2 output 0: Disable (default)

• Port-C Control (16H) – PC

• Port-C Control (17H) – PCC

This port is used to control whether the Port-C pin is input or output pin except PC4~PC7



Denistry Dite Labels DecidMatic Outlines With							
Register	Bits	Labels	Read/Write	Option	Functions		
	0	PE0	R	SUSPEND	USB suspend mode status bit. When 1, indicates that the USB system entry is in suspend mode.		
	1	PE1	W	RMOT_WK	USB remote wake-up signal. Default value is 0.		
	2	PE2	R/W	URST_FLAG	USB bus reset event flag. Default value is 0.		
USC	3	PE3	R	RESUME_O	When RESUME_OUT EVENT, RESUME_O is set to 1. Default value is 0.		
(0X1A)	4	PE4	R	PS2_DAI	USBD-/DATA input		
	5	PE5	R	PS2_CKI	USBD+/CLK input		
	6	PE6	W	PS2_DAO	Output for driving USBD-/DATA pin, when working un- der 3D PS2 mouse function. Default value is 1.		
	7	PE7	W	PS2_CKO	Output for driving USBD-/DATA pin, when working un- der 3D PS2 mouse function. Default value is 1.		

USB/PS2 Status and Control Register USC (Address 0X1A)

Endpoint Interrupt Status Register USR (Address 0X1B)

The USR (USB endpoint interrupt status register) register is used to indicate which endpoint is accessed and to select the serial bus (PS2 or USB) and A/D converter operation modes. The endpoint request flags (EP0IF, EP1IF) are used to indicate which endpoints are accessed. If an endpoint is accessed, the related endpoint request flag will be set to "1" and a USB interrupt will occur (If a USB interrupt is enabled and the stack is not full). When the active endpoint request flag is served, the endpoint request flag has to be cleared to "0".

Register	Bits	Labels	Read/Write	Option	Functions
	0	PEC0	R/W	EP0IF	When set to "1", indicates an endpoint 0 interrupt event. Must wait for the MCU to process the interrupt event and clear this bit by firmware. This bit must be "0", then the next interrupt event will be processed. Default value is "0".
	1	PEC1	R/W	EP1IF	When set to "1", indicates an endpoint 1 interrupt event. Must wait for the MCU to process the interrupt event, then clear this bit by firmware. This bit must be "0", then the next interrupt event will be processed. Default value is "0".
	2	PEC2	R/W		Reserved bit, set to "0"
USR (0X1B)	3	PEC3	R/W	_	Reserved bit, set to "0"
(0,16)	4	PEC4	R/W	SELPS2	When set to "1", indicates that the chip is working under PS2 mode. Default value is "0".
	5	PEC5	R/W	SELUSB	When set to "1", indicates that the chip is working under USB mode. Default value is 0.
	6	PEC6	R/W	VRSEL	When set to "0", indicates the reference voltage of the 8-bit ADC from the external input pin. When set to "1", indicates that the reference voltage is from the internal power line. Default value is "1".
	7	PEC7	R/W	USB_flag	This flag is used to show that the MCU is in USB mode (Bit=1). This bit is R/W by FW and will be cleared to zero after power-on reset. The default is "0".



Clock Control Register SCC (Address 0X1C)

There is a system clock control register implemented to select the clock used in the MCU. This register consists of USB clock control bit (USBCKEN), second suspend mode control bit (SUSPEND2) and system clock selection (SCLKSEL).

Register	Bits	Labels	Read/Write	Option	Functions
	2~0	PF2~PF0	R/W	_	Reserved
	3	PF3	R/W	USBCKEN	USB clock control bit. When set to "1", indicates a USBCK ON, else USBCK OFF. Default value is "0".
	4	PF4	R/W	SUSPEND2	When set to "1", enables a 7.5k Ω resistor connected to D-pin to 5V VDD. Default value is "0".
scc	5	PF5	R/W	_	Reserved
(0X1C)	6	PF6	R/W	SCLKSEL	System clock 6MHz or 12MHz option, when working on external oscillator mode. Default value is "0". 0: Operating at external 12MHz mode 1: Operating at external 6MHz mode Default value is "0".
	7	PF7	R/W	PS2_flag	This flag is used to show that the MCU is in PS2 mode (Bit=1). This bit is R/W by FW and will be cleared to zero after power-on reset. The default is "0".

ADC Status and Control Register ADC (Address 0X1D)

The A/D converter implemented in the MCU is a 6-channel 8-bit A/D converter. The reference voltage (high reference voltage and low reference voltage) can be selected as coming from external pins (PB6/VRL and PB7/VRH) or internal power supplies of the MCU (VDD and VSS). The VRL and VRH are used to set the minimal and maximal boundaries of the full-scale range of the A/D converter. If an analog input, VRL or VRH is not used for A/D conversion, it can also be used as a general purpose I/O line. The ADSC (A/D converter status and control register) register is used to set the configurations and A/D clock sources of the A/D converter and controls the operation of the A/D converter.

Register	Bits	Labels	Read/Write	Option	Functions
	2~0	PFC2~PFC0	R/W	SEL_CH	These four bits selects one of the eight ADC channels for conversion. Channels 0 to 5 correspond to inputs AD0~AD5 on port pins PB0-PB5 respectively. Chan- nels 6 and 7 are the ADC reference inputs VRH and VRL, on port pins PB6 and PB7 respectively. 000: AD0 (PB0); 001: AD1 (PB1) 010: AD2 (PB2); 011: AD3 (PB3) 100: AD4 (PB4); 101: AD5 (PB5) 110: AD6 or VRL (PB6); 111: AD7 or VRH (PB7) Default value is 000'B.
ADC (0X1D)	4~3	PFC4~PFC3	R/W	SEL_CLK	Selecting ADC operating clock. 00: 6MHz (Default clock) 01: 3MHz 10: 1.5MHz 11: 0.75MHz
	5	PFC5	R/W	START	Start of ADC conversion. High active. Default value is "0"
	6	PFC6	R/W	ADON	Enable pin. ADON=1, Enable ADC block. Default value is "0".
	7	PFC7	R/W	EOCB	End of conversion. This read-only status bit is cleared when a conversion is completed, indicating that the ADC Data Register contains a valid result.



ADC High-byte Data Register ADCR (Address 0X1E)

ĺ	Register	Bits	Labels	Read/Write	Option	Functions
	ADCR (0X1E)	7~0	PG7~PG0	R	ADCDR	The ADCDR stores the result of a valid ADC conversion bit7~bit0.

Table High Byte Pointer for Current Table Read TBHP (Address 0X1F)

Register	Bits	Labels	Read/Write	Option	Functions
TBHP (0X1F)	2~0	PGC2~PG0	R	_	Store current table read bit10~bit8 data

PWM Base Period Register PWMBR (Address 0X18)

This register is used to define the base period of the PWM cycle period. The period is defined according to the following equation:

Base period = $(4/f_{SYS}) \times (PWMBR+1)$ or $(1/f_{SYS}) \times (PWMBR+1)$

Where 4/f_{SYS} or 1/f_{SYS} is defined by PWM_S bit of PORT_PC

Where PWMBR = 1~255, PWMBR=0 is not available

PWMcycle period = 256×Base period

Base period equals to 1/256 duty cycle.

Register	Bits	Labels	Read/Write	Option	Functions
PWMBR (0X18)	7~0	PD7~PD0	R		Used to define the base period of the PWM Range =2~256×Base Period Where PWMBR=1~255, PWMBR=0 is not available

PWM Duty Register PWM1DR (Address 0XCH) and PWM2DR (Address 0XDH)

This register is used to define the duty of the PWM1 output (PC2) or PWM2 output (PC3) respectively. Both PWM cycle frequency is defined according to the following equation:

Register	Bits	Read/Write	Option	Functions
PWM1DR (0XCH) PWM2DR (0XDH)	/~()	R/W	_	Used to define the PWM duty

PWM1 duty = (PWM1DR+1)/PWM cycle×100% period

Where PWM1DR= 0~255

If the PWM function is enabled by setting the corresponding bit (PWM1_EN or PWM2_EN of Port C), the PWM output (PC2 or PC3) pins always output the PWM signal whether the corresponding control register bit (PCC2 or PCC3) is defined as in input or output mode.

OTP Options


No.	Option
1	WDT clock source: RC (system/4) (default: T1)
2	WDT clock source: enable/disable for normal mode (default: disable)
3	PA0~PA7, PB4, PB7 wake-up by bit (PA2, PA3 both wake-up by falling or rising edge) (default: non wake-up)
4	PA0~PA7 pull-high by bit (default: Pull-high)
5	PC0~3,PB pull-high by nibble (default: Pull-high)
6	2.7 V (error 0.3V) LVR enable/disable (default: enable)
7	PA0~PA3, PB2, PB3 Pull-low by bit (default: non pull-low $30k\Omega$)
8	"CLR WDT", 1 or 2 instructions
9	TBHP enable/disable (default: disable)
10	PA output mode (CMOS/NMOS/PMOS) by bit (default: CMOS)

The LVR voltage is define as 2.7V $\pm 0.3V$ and default is enable.



Application Circuits

Crystal or Ceramic Resonator for Multiple I/O Applications



Note: The resistance and capacitance for the reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

X1 can use 6MHz or 12MHz, X1 as close OSC1 & OSC2 as possible

Components with * are used for EMC issue.

Components with ** are used for resonator only.

Components with *** are used for 12MHz application.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUB A,[m] SBC A,[m] SBC A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array}$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operation	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 1	Z Z Z Z Z Z Z Z Z Z Z Z
Increment & D			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array}$	None C C None C C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		(4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC[M](⁵⁾	Read ROM code (locate by TBLPand TBHP) to data memory and TBLH		None
TABRDC [m] ⁽⁶⁾	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ , PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ , PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \sqrt{:}}$ Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.

⁽⁵⁾: "ROM code TBHP option" is enabled

⁽⁶⁾: "ROM code TBHP option" is disabled



Instruction Definition

ADC A,[m]	Add data	memory a	nd carry to	the accu	mulator	
Description			specified		-	
Operation	$ACC \leftarrow A$.CC+[m]+0	2			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	\checkmark	\checkmark	\checkmark	\checkmark
ADCM A,[m]	Add the a	ccumulato	or and carr	y to data n	nemory	
Description			specified on specified on specified of the result of the r		-	
Operation	$[m] \leftarrow AC$	C+[m]+C				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_	\checkmark	\checkmark	\checkmark	\checkmark
ADD A,[m]			o the accur			
Description		the accum	specified of ulator.	uata mem	ory and the	e accumu
Operation	$ACC \leftarrow A$	CC+[m]				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_	\checkmark	\checkmark	\checkmark	\checkmark
ADD A,x	Add imme	ediate data	a to the acc	cumulator		
Description			accumulat		specified of	data are a
	accumula	tor.				
Operation	$ACC \leftarrow A$	CC+x				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_	\checkmark	\checkmark	\checkmark	\checkmark
ADDM A,[m]	Add the a	ccumulato	or to the da	ita memor	у	
Description		ents of the the data m	specified on emory.	data mem	ory and the	e accumu
Operation	$[m] \leftarrow AC$	C+[m]				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_		\checkmark	\checkmark	\checkmark	



AND A,[m]	Logical AND accumulator with data memory	
Description	Data in the accumulator and the specified data r eration. The result is stored in the accumulator	
Operation	ACC ← ACC "AND" [m]	
Affected flag(s)		
	TO PDF OV Z AC	С
AND A,x	Logical AND immediate data to the accumulate	r
Description	Data in the accumulator and the specified data	perform a bitwise logical_AND operation
o	The result is stored in the accumulator.	
Operation	$ACC \leftarrow ACC$ "AND" x	
Affected flag(s)		
	TO PDF OV Z AC	C
ANDM A,[m]	Logical AND data memory with the accumulato	r
Description	Data in the specified data memory and the accu	
20001121011	eration. The result is stored in the data memory	
Operation	[m] ← ACC "AND" [m]	
Affected flag(s)		
	TO PDF OV Z AC	С
		_
CALL addr	Subroutine call	
Description	The instruction unconditionally calls a subrout	
	program counter increments once to obtain the a this onto the stack. The indicated address is the stack.	-
	with the instruction at this address.	U U
Operation	Stack \leftarrow Program Counter+1	
	Program Counter ← addr	
Affected flag(s)		
	TO PDF OV Z AC	С
CLR [m]	Clear data memory	
Description	The contents of the specified data memory are	cleared to U.
Operation	[m] ← 00H	
Affected flag(s)		
	TO PDF OV Z AC	C



CLR [m].i	Clear bit	of data me	mony			
Description			ified data r	memorv is	cleared to	0
Operation	[m].i ← 0			noniory io		
Affected flag(s)	[iii].i ← 0					
	то	PDF	OV	Z	AC	С
	_	_	_	_	_	
		1				
CLR WDT		tchdog Tim				
Description	The WDT cleared.	is cleared	(clears the	e WDT). Th	ne power d	own bit (F
Operation	$WDT \leftarrow 0$					
	PDF and	TO ← 0				
Affected flag(s)	TO		0.4			
	то	PDF	OV	Z	AC	C
	0	0	—			
CLR WDT1	Preclear \	Natchdog	Timer			
Description	of this inst	ruction wit	VDT2, clea hout the ot has been	her precle	ar instructi	ion just se
Operation	WDT $\leftarrow 0$					
Affected flog(c)	PDF and	10 <i>←</i> 0*				
Affected flag(s)	то	DDE	01/	7		0
	TO	PDF	OV	Z	AC	С
	0*	0*	—			
CLR WDT2	Preclear \	Natchdog	Timer			
Description	of this ins plies this	truction wi	VDT1, clea thout the c has been	other precl	ear instru	ction, sets
Operation	WDT $\leftarrow 0$ PDF and					
Affected flag(s)	ים י	10 - 0				
/ liceled lidg(5)	то	PDF	OV	Z	AC	С
	0*	0*		_		_
	0	0				
CPL [m]	Complem	ent data m	nemory			
Description			tified data ntained a 1	-		
Operation	[m] ← [m]					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_			\checkmark		
	L	I				I

31

CPLA [m]	Complement	data m	emorv an	d place re	sult in the	accumulat	or
Description	Each bit of th which previou	e speci sly con	fied data tained a 1	memory is are chang	s logically jed to 0 an	compleme d vice-vers	ented (1's complement). E sa. The complemented res mory remain unchanged.
Operation	ACC $\leftarrow [\overline{m}]$						linely remain anonangear
Affected flag(s)							
	TO F	PDF	OV	Z	AC	С	
		_		\checkmark	_		
DAA [m]	Decimal-Adju	st accu	mulator fo	or addition			
 Description	The accumula	ator valu	ue is adjus	sted to the	BCD (Bina	ry Coded	Decimal) code. The accun
On another	justment is do carry (AC or C in the data m	ne by a ;) is set emory a	adding 6 to ; otherwis and only t	o the origir e the origir	al value if al value re	the originate mains under	greater than 9. The BCD and a value is greater than 9 c changed. The result is stored.
Operation	If ACC.3~AC then [m].3~[m else [m].3~[m and If ACC.7~AC].0 ← (].0 ← (ACC.3~A ACC.3~A	CC.0), AC			
	then [m].7~[m	ı].4 <i>← A</i>	ACC.7~A	CC.4+6+A			
	else [m].7~[m].4 <i>←</i> A	ACC.7~AC	CC.4+AC1	,C=C		
Affected flag(s)	ТО Г	PDF	OV	Z	AC	С	
					AC	√	
DEC [m]	Decrement da		-			hu d	
Description	Data in the sp	eciliea	data mer	nory is de	cremented	by I.	
Operation	[m] ← [m]–1						
Affected flag(s)			<u></u>			0	
	TO F	PDF	OV	Z	AC	С	
		_	_	\checkmark	—	—	
DECA [m]	Decrement da	ata mer	nory and	place resu	It in the ad	cumulator	r
Description	Data in the sp tor. The conte			-		•	ng the result in the accumu
Operation	ACC ← [m]-1						
Affected flag(s)	-						
	TO F		OV	Z	AC	С	
	TO F	PDF	00	2	AC	U	



HALT	Enter power down mode	е				
Description	This instruction stops pr the RAM and registers a	rogram executio				
	bit (PDF) is set and the	WDT time-out b	it (TO) is c	eared.		
Operation	Program Counter \leftarrow Propries PDF \leftarrow 1 TO \leftarrow 0	ogram Counter+	1			
Affected flag(s)						
	TO PDF	OV Z	AC	С]	
	0 1			_	-	
]	
INC [m]	Increment data memory	1				
Description	Data in the specified da	ta memory is inc	cremented	by 1		
Operation	[m] ← [m]+1					
Affected flag(s)					1	
	TO PDF	ov z	AC	С		
		√		_		
INCA [m]	Increment data memory					
Description	Data in the specified dat tor. The contents of the	•		-	ng the result i	n the accumu
				anded.		
Operation		data memory re		anged.		
Operation Affected flag(s)	ACC \leftarrow [m]+1			anged.		
Operation Affected flag(s)	ACC ← [m]+1]	
•	ACC ← [m]+1	ov z	AC	C]	
•	ACC ← [m]+1]	
•	ACC ← [m]+1	ov z				
Affected flag(s)	ACC ← [m]+1 TO PDF -	ov z √	AC	C] address unco	onditionally, a
Affected flag(s) JMP addr Description	ACC \leftarrow [m]+1 TO PDF $-$ Directly jump	OV Z — √ e replaced with t	AC	C] address unco	onditionally, a
Affected flag(s)	$ACC \leftarrow [m]+1$ $TO PDF$ $Directly jump$ The program counter ar	OV Z — √ e replaced with t destination.	AC	C 	address unco	onditionally, a
Affected flag(s) JMP addr Description	ACC ← [m]+1	OV Z — √ e replaced with t destination.	AC	C 	address unco	onditionally, a
Affected flag(s) JMP addr Description Operation	ACC \leftarrow [m]+1 TO PDF Directly jump The program counter ar control is passed to this Program Counter \leftarrow ado	OV Z — √ e replaced with t destination.	AC	C 	address unco	onditionally, a
Affected flag(s) JMP addr Description Operation	ACC \leftarrow [m]+1 TO PDF Directly jump The program counter ar control is passed to this Program Counter \leftarrow ado	OV Z — √ e replaced with f destination. tr	AC —	C 	address unco	onditionally, a
Affected flag(s) JMP addr Description Operation Affected flag(s)	ACC ← [m]+1 TO PDF — — — — — — — — — — — — — — — — — — —	OV Z — √ e replaced with t destination. tr OV Z — —	AC —	C 	address unco	onditionally, a
Affected flag(s) JMP addr Description Operation Affected flag(s)	ACC ← [m]+1 TO PDF $-$ Directly jump The program counter arr control is passed to this Program Counter ← adc TO PDF $-$ Move data memory to the	OV Z	AC — the directly- AC —	C]	
Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	ACC ← [m]+1 TO PDF $$ Directly jump The program counter arr control is passed to this Program Counter ← add TO PDF $$ Move data memory to th The contents of the spe	OV Z	AC — the directly- AC —	C]	
Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	ACC ← [m]+1 TO PDF $-$ Directly jump The program counter arr control is passed to this Program Counter ← adc TO PDF $-$ Move data memory to the	OV Z	AC — the directly- AC —	C]	
Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	ACC ← [m]+1 TO PDF $-$ Directly jump The program counter arr control is passed to this Program Counter ← add TO PDF $-$ Move data memory to th The contents of the spec ACC ← [m]	OV Z — √ e replaced with to destination. dr OV Z — — he accumulator cified data memory	AC — the directly- AC — ory are cop	C]	
Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	ACC ← [m]+1 TO PDF $-$ Directly jump The program counter arr control is passed to this Program Counter ← add TO PDF $-$ Move data memory to th The contents of the species ACC ← [m]	OV Z	AC — the directly- AC —	C]	



HT82J97E/HT82J97A

MOV A,x	Move imr	nediate da	ita to the a	ccumulato	or		
Description						the accum	ulator.
Operation	$ACC \leftarrow x$		-				
Affected flag(s)	_						
	то	PDF	OV	Z	AC	С	1
		_	_	_	_	_	
MOV [m],A	Move the	accumula	tor to data	i memory			
Description	The conte memories		accumula	tor are cop	oied to the	specified d	ata memo
Operation	[m] ←AC	C					
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	I
	_	_	_	_	_	_	
NOP	No opera	tion					
Description	No opera	tion is per	formed. Ex	ecution co	ontinues w	ith the nex	t instructi
Operation	Program	Counter ←	- Program	Counter+	1		
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	1
	—	—	_	_	—	—	I
		P accumu	lator with	data mom	00/		
OR A,[m]	-			data mem	-	emory (one	of the d
OR A,[m] Description	Data in th	e accumu	lator and f	he specifi	ed data m	emory (one stored in tl	
	Data in th	e accumu wise logic	lator and f al_OR ope	he specifi	ed data m	• •	
Description	Data in th form a bit	e accumu wise logic	lator and f al_OR ope	he specifi	ed data m	• •	
Description	Data in th form a bit	e accumu wise logic	lator and f al_OR ope	he specifi	ed data m	• •	
Description	Data in th form a bit ACC ← A	e accumu wise logic .CC "OR"	lator and t al_OR ope [m]	the specific eration. Th	ed data m e result is	stored in th	
Description	Data in th form a bit ACC ← A TO	e accumu wise logic CC "OR" PDF	lator and f al_OR ope [m] OV	the specific eration. Th	AC	stored in th	
Description Operation Affected flag(s)	Data in th form a bit ACC ← A TO Logical O Data in th	e accumu wise logic .CC "OR" PDF 	lator and f al_OR ope [m] OV 	the specifi eration. Th Z √ o the accur the specif	AC	stored in th	ne accum
Description Operation Affected flag(s) OR A,x	Data in th form a bit ACC ← A TO 	e accumu wise logic .CC "OR" PDF 	Iator and t al_OR ope [m] OV ate data to ilator and in the acc	the specifi eration. Th Z √ o the accur the specif	AC	C	ne accum
Description Operation Affected flag(s) OR A,x Description	Data in th form a bit ACC ← A TO 	e accumu wise logic CC "OR" PDF R immedia e accumu t is stored	Iator and t al_OR ope [m] OV ate data to ilator and in the acc	the specifi eration. Th Z √ o the accur the specif	AC	C	ne accum
Description Operation Affected flag(s) OR A,x Description Operation	Data in th form a bit ACC ← A TO 	e accumu wise logic CC "OR" PDF R immedia e accumu t is stored	Iator and t al_OR ope [m] OV ate data to ilator and in the acc	the specifi eration. Th Z √ o the accur the specif	AC	C	ne accum
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The result ACC \leftarrow A	PDF PDF R immedia t is stored CC "OR"	lator and f al_OR ope [m] OV ate data to ilator and in the acc x	the specific eration. Th Z √ the accur the specif umulator.	AC AC Mulator ied data p	C	ne accum
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The resul ACC \leftarrow A TO TO	PDF R immedia e accumu t is stored CC "OR" PDF	lator and f al_OR ope [m] OV ate data to ilator and in the acc x OV	Z The specific Z √ The accur the specific umulator. Z	AC	C	ne accum
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The resul ACC \leftarrow A TO TO Logical O Data in the	PDF PDF R immedia CC "OR" PDF R immedia CC "OR" PDF R data me ne data me	Iator and f al_OR ope [m] OV ate data to ilator and in the acc x OV OV emory with semory (or	the specific eration. The specific of the accur the specific umulator. $\frac{Z}{}$ the accur the accur the accur	AC A	C C erform a b C C ories) and	itwise log
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The resul ACC \leftarrow A TO TO Logical O Data in the bitwise lo	PDF PDF R immedia CC "OR" PDF R immedia CC "OR" PDF R data me ne data me ne data m	International and the second s	the specific eration. The specific of the accur the specific umulator. $\frac{Z}{}$ the accur the accur the accur	AC A	C C C C	itwise log
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The resul ACC \leftarrow A TO TO Logical O Data in the bitwise lo	PDF PDF R immedia CC "OR" PDF R immedia CC "OR" PDF R data me ne data me	International and the second s	the specific eration. The specific of the accur the specific umulator. $\frac{Z}{}$ the accur the accur the accur	AC A	C C erform a b C C ories) and	itwise log
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in the form a bit $ACC \leftarrow A$ TO Data in the The resul $ACC \leftarrow A$ TO TO Logical O Data in the bitwise lo [m] $\leftarrow ACC$	PDF PDF R immedia CC "OR" PDF R immedia CC "OR" PDF R data me acata me acat	Iator and f al_OR ope [m] OV ate data to ilator and in the acc x OV emory with eemory (or operation.	the specific eration. The specific Z the accur the specific umulator. Z the accur the accur the of the specific The result	AC AC Mulator ied data p AC AC AC AC AC AC AC AC	C C erform a b C Ories) and in the data	itwise log
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The resul ACC \leftarrow A TO TO Logical O Data in the bitwise lo	PDF PDF R immedia CC "OR" PDF R immedia CC "OR" PDF R data me ne data me ne data m	International and the second s	the specific eration. The specific of the accur the specific umulator. $\frac{Z}{}$ the accur the accur the accur	AC A	C C erform a b C C ories) and	itwise log

Rev. 1.50

34



HT82J97E/HT82J97A

RET	Return from subroutine
Description	The program counter is restored from the stack. This is a 2
Operation	Program Counter ← Stack
Affected flag(s)	
	TO PDF OV Z AC C
RET A,x	Return and place immediate data in the accumulator
Description	The program counter is restored from the stack and the according fied 8-bit immediate data.
Operation	Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)	
	TO PDF OV Z AC C
RETI	Return from interrupt
Description	The program counter is restored from the stack, and interru EMI bit. EMI is the enable master (global) interrupt bit.
Operation	Program Counter \leftarrow Stack EMI \leftarrow 1
Affected flag(s)	
	TO PDF OV Z AC C
RL [m]	Rotate data memory left
Description	The contents of the specified data memory are rotated 1 bit
Operation	$[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	
	TO PDF OV Z AC C
RLA [m]	Rotate data memory left and place result in the accumulat
Description	Data in the specified data memory is rotated 1 bit left with bi
·	rotated result in the accumulator. The contents of the data
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7
Affected flag(s)	
Affected flag(s)	TO PDF OV Z AC C



RLC [m]	Rotate data memory left through carry
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0 position.
Operation	[m].(i+1) ← [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 ← C C ← [m].7
Affected flag(s)	
	TO PDF OV Z AC C
RLCA [m]	Rotate left through carry and place result in the accumulator
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces th carry bit and the original carry flag is rotated into bit 0 position. The rotated result is store in the accumulator but the contents of the data memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	✓ mp.r
	TO PDF OV Z AC C
RR [m]	Rotate data memory right
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.
Operation	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow [m].0
Affected flag(s)	
	TO PDF OV Z AC C
RRA [m]	Rotate right and place result in the accumulator
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leavin the rotated result in the accumulator. The contents of the data memory remain unchanged
Operation	ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0
Affected flag(s)	
	TO PDF OV Z AC C
RRC [m]	Rotate data memory right through carry
Description	The contents of the specified data memory and the carry flag are together rotated 1 b right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.
Operation	$[m]$.i \leftarrow $[m]$.(i+1); $[m]$.i:bit i of the data memory (i=0~6)
Operation	[m].7 \leftarrow C C \leftarrow [m].0
	[m].7 ← C
	[m].7 ← C
Affected flag(s)	[m].7 ← C C ← [m].0

							82J97E/HT82J97
RRCA [m]	Rotate rig	ht through	carry and	place res	ult in the a	ccumulate	or
Description	the carry b	it and the	original ca	rry flag is	rotated into	the bit 7	ated 1 bit right. Bit 0 replac position. The rotated result remain unchanged.
Operation	ACC.i ← [ACC.7 ← C ← [m].0	С	m].i:bit i of	the data	memory (i=	0~6)	
Affected flag(s)							7
	то	PDF	OV	Z	AC	С	_
		—	_		—	\checkmark	
SBC A,[m]	Subtract d	ata memo	ory and ca	rry from th	e accumul	ator	
Description					ory and the e result in t		nent of the carry flag are su nulator.
Operation	$ACC \leftarrow A$	CC+[m]+C)				
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	-
		_	\checkmark	\checkmark	\checkmark	\checkmark	
SBCM A,[m]	Subtract d	ata memo	ory and ca	rry from th	e accumul	ator	
Description			-		ory and the e result in t	-	nent of the carry flag are su nemory.
Operation	[m] ← AC	C+[m]+C					
oporation	[11] (7.0						
							7
	ТО	PDF	OV	Z	AC	С]
•		PDF	OV √	Z √	AC √	C √]
Affected flag(s)			\checkmark	\checkmark			
Affected flag(s)	TO Skip if dec The conte instruction instruction		√ ata memor specified d d. If the res	√ ry is 0 ata memo sult is 0, th ded and a	√ ry are decr ne following	√ emented i instructio	by 1. If the result is 0, the ne on, fetched during the curre aced to get the proper instru (1 cycle).
Affected flag(s) SDZ [m] Description	TO Skip if dec The conte instruction instruction	rement da nts of the s is skipped executior les). Othe	√ ata memor specified d d. If the res n, is discare rwise proc	√ ry is 0 ata memo sult is 0, th ded and a ceed with	√ ry are decr ne following dummy cyo	√ emented i instructio	on, fetched during the curre aced to get the proper instru
Affected flag(s) SDZ [m] Description Operation	TO Skip if dec The conte instruction instruction tion (2 cyc Skip if ([m	crement da nts of the s is skipped executior des). Othe]–1)=0, [m	√ ata memor specified d d. If the res n, is discar erwise proc n] ← ([m]–	√ ry is 0 ata memo sult is 0, th ded and a ceed with	√ ry are decr ne following dummy cyo	√ emented instructio cle is repla struction (on, fetched during the curre aced to get the proper instru
Affected flag(s) SDZ [m] Description Operation	TO — Skip if dec The conte instruction instruction tion (2 cyc	rement da nts of the s is skipped executior les). Othe	√ ata memor specified d d. If the res n, is discare rwise proc	√ ry is 0 ata memo sult is 0, th ded and a ceed with	√ ry are decr ne following dummy cyo	√ emented i instructio	on, fetched during the curre aced to get the proper instru
Affected flag(s) SDZ [m] Description Operation	TO Skip if dec The conte instruction instruction tion (2 cyc Skip if ([m	crement da nts of the s is skipped executior des). Othe]–1)=0, [m	√ ata memor specified d d. If the res n, is discar erwise proc n] ← ([m]–	√ y is 0 ata memo sult is 0, th ded and a ceed with 1)	√ ry are decr he following dummy cyo the next ins	√ emented instructio cle is repla struction (on, fetched during the curre aced to get the proper instru
Affected flag(s) SDZ [m] Description Operation Affected flag(s)	TO 	rement da nts of the s i is skipper execution eles). Othe]–1)=0, [m PDF	 ata memor specified d d. If the res n, is discar rrwise proc n] ← ([m]– OV	√ y is 0 ata memo sult is 0, th ded and a ceed with 1) Z	√ ry are decr he following dummy cyo the next ins	√ emented i instructio cle is repla struction (C 	on, fetched during the curre aced to get the proper instru
Affected flag(s) SDZ [m] Description Operation Affected flag(s)	TO 	rement da nts of the s is skipped execution iles). Othe]–1)=0, [m PDF 	ata memor specified d d. If the res n, is discard erwise proc $0] \leftarrow ([m]$ OV mory and specified d d. The resu sult is 0, th ded and a	√ y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is stored e following dummy cy	vy are decr the following dummy cyd the next ins AC 	√ emented i istruction cle is repla struction (C 	on, fetched during the curre aced to get the proper instru
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	TO 	rement da nts of the s i is skipped execution les). Othe]-1)=0, [m PDF 	 ata memor specified d d. If the res rwise proc a, is discar- erwise proc a] ← ([m]- OV OV mory and specified d d. The resu sult is 0, th ded and a proceed with	√ y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is stored e following dummy cy the next i	vy are decr the following dummy cyd the next ins AC 	√ emented i istruction cle is repla struction (C 	by 1. If the result is 0, the negligible to during the current during the current instruction of the data memory remainded in the current instruction.
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation	TO 	rement da nts of the s i is skipped execution les). Othe]-1)=0, [m PDF 	 ata memor specified d d. If the res rwise proc a, is discar- erwise proc a] ← ([m]- OV OV mory and specified d d. The resu sult is 0, th ded and a proceed with	√ y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is stored e following dummy cy the next i	vy are decr the following dummy cyd the next ins AC 	√ emented i istruction cle is repla struction (C 	by 1. If the result is 0, the negligible to during the current during the current instruction of the data memory remainded in the current instruction.
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation Affected flag(s)	TO 	rement da nts of the s i is skipped execution les). Othe]-1)=0, [m PDF 	 ata memor specified d d. If the res rwise proc a, is discar- erwise proc a] ← ([m]- OV OV mory and specified d d. The resu sult is 0, th ded and a proceed with	√ y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is stored e following dummy cy the next i	vy are decr the following dummy cyd the next ins AC 	√ emented i istruction cle is repla struction (C 	by 1. If the result is 0, the negligible to during the current during the current instruction of the data memory remainded in the current instruction.



SET [m]	Set data r	nemory					
Description	Each bit of the specified data memory is set to 1.						
Operation	[m] ← FFH						
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_	_	_		_	
SET [m]. i	Set bit of	data mem	orv				
Description		specified	-	nory is set	to 1.		
Operation	[m].i ← 1			,			
Affected flag(s)	[]						
/	ТО	PDF	OV	Z	AC	С	
		_	_	_		_	
SIZ [m]	Skip if inc	rement da	ta memor	y is 0			
Description	The conte	ents of the	specified o	data memo	ory are inc	remented l	by 1. If the result is 0, the fol-
	0			0			ecution, is discarded and a
		ycle is repl	-	et the prop	er instruct	ion (2 cycl	les). Otherwise proceed with
Operation		n]+1)=0, [m		1)			
Affected flag(s)	Skip II ([II	ıj+ ı)=0, [ii	ı] ← ([iii]+	1)			
Allected liag(s)	то	DDE	01/	7	10	0	
	ТО	PDF	OV	Z	AC	С	
			_			—	
SIZA [m]	Incremen	t data men	norv and r	lace resul	t in ACC.	skip if 0	
Description						-	by 1. If the result is 0, the next
			-		-		ulator. The data memory re-
		-			-		fetched during the current in-
						-	replaced to get the proper action (1 cycle).
Operation		n]+1)=0, A	-				
Affected flag(s)		ij• i <i>)</i> =0, A	00 ([iii]	[•••)			
Anecieu nag(3)	ТО	PDF	OV	Z	AC	С	
				2	///	Ū	
			_				
SNZ [m].i	Skip if bit	i of the da	ta memory	y is not 0			
Description	lf bit i of th	e specified	d data men	nory is not	0, the next	t instructior	n is skipped. If bit i of the data
	•		-			-	current instruction execution,
		ed and a d eed with tł			•	the proper	instruction (2 cycles). Other-
Operation	-		le next ins		cycle).		
·	Skip if [m].1≠0					
Affected flag(s)	то	DDC	01/	7	4.0	0	
	ТО	PDF	OV	Z	AC	С	
				_	—		

38



SUB A,[m] Description	The speci	lata memo fied data m ne accumu	nemory is a			contents of	the accumulator, leaving t	the
Operation	$ACC \leftarrow A$	CC+[m]+1						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С	1	
	_			√	\checkmark	\checkmark		
				,		,		
SUBM A,[m]	Subtract of	lata memo	ory from th	e accumu	lator			
Description	The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory.				the			
Operation	$[m] \leftarrow AC$	C+[m]+1						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_	\checkmark	\checkmark	\checkmark	\checkmark		
					1		I	
SUB A,x	Subtract in	mmediate	data from	the accun	nulator			
Description		diate data g the resul				cted from t	he contents of the accumu	la-
Operation	$ACC \leftarrow A$	CC+x+1						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_	\checkmark	\checkmark	\checkmark	\checkmark		
							I	
SWAP [m]	Swap nibb	oles within	the data r	memory				
Description		rder and h nterchange	-	nibbles of	the specif	ied data m	nemory (1 of the data men	10-
Operation	[m].3~[m].	$0 \leftrightarrow [m].7$	~[m].4					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_		_				
							'	
SWAPA [m]	-	a memory	-					
Description			•		•		emory are interchanged, w emory remain unchanged	
Operation		CC.0 ← [m						
	ACC.7~A	CC.4 ← [m	ı].3~[m].0					
Affected flag(s)							1	
	ТО	PDF	OV	Z	AC	С		
		—	—	—	—			



	Skip if da	ta memory	/ is 0				
Description	the currer	nt instructi	on executi	on, is disc	carded and	l a dumm	ng instruction, fetched durir y cycle is replaced to get th xt instruction (1 cycle).
Operation	Skip if [m]]=0					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		—	—				
SZA [m]	Move dat	a memory	to ACC, s	kin if ()			
Description		-		-	rv are copi	ed to the a	accumulator. If the contents
2000.1910.1			-		•		ction execution, is discarde
			is replaced tion (1 cyc	-	e proper in	struction (2 cycles). Otherwise procee
Operation	Skip if [m]			,			
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С]
		_	_				
SZ [m].i	Skin if hit	i of the da	ita memor	vie 0			
Description	•				he followin	ainstructi	on, fetched during the curre
Description	instruction	n executio		ded and a	dummy cy	cle is repla	aced to get the proper instru
Operation	Skip if [m]].i=0					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С]
	то —	PDF	0V	Z	AC	C]
TABRDC [m]		ROM cod	_		_		nd data memory (ROM coc
	Move the TBHP is e The low b	ROM cod enabled) syte of RO	e (locate b M code ad	y TBLP ar		to TBLH a	TBLPand TBHP) is moved TBLH directly.
Description	Move the TBHP is ∉ The low b the specif [m] ← RC	ROM cod enabled) yte of ROI ïed data n DM code (I	e (locate b M code ad nemory an	y TBLP ar dressed b d the high		to TBLH a	(TBLPand TBHP) is moved
Description Operation	Move the TBHP is ∉ The low b the specif [m] ← RC	ROM cod enabled) yte of ROI ïed data n DM code (I	e (locate b M code ad nemory an ow byte)	y TBLP ar dressed b d the high		to TBLH a	(TBLPand TBHP) is moved
Description Operation	Move the TBHP is ∉ The low b the specif [m] ← RC	ROM cod enabled) yte of ROI ïed data n DM code (I	e (locate b M code ad nemory an ow byte)	y TBLP ar dressed b d the high		to TBLH a	(TBLPand TBHP) is moved
Description Operation	Move the TBHP is ϵ The low b the specif [m] \leftarrow RC TBLH \leftarrow	ROM cod enabled) yte of ROI ied data n DM code (I ROM code	e (locate b M code ad nemory an ow byte) e (high byte	y TBLP ar dressed b d the high	md TBHP) y the table byte trans	to TBLH a pointers (iferred to ⁻	(TBLPand TBHP) is moved
Description Operation Affected flag(s)	Move the TBHP is e The low b the specif [m] ← RC TBLH ← TO 	ROM cod enabled) yte of ROI ied data n DM code (I ROM code PDF	e (locate b M code ad nemory an ow byte) e (high byte OV	y TBLP and the high control of the high contro	AC	to TBLH a pointers (iferred to ⁻	(TBLPand TBHP) is moved
	Move the TBHP is ϵ The low b the specific $[m] \leftarrow RC$ TBLH $\leftarrow 1$ TO TO Move the disabled)	ROM cod enabled) yte of ROI ied data n M code (I ROM code PDF ROM code yte of ROI	e (locate b M code ad nemory an ow byte) e (high byte OV 	y TBLP and dressed b d the high e) Z t page) to rrent page	AC DTBLH ar Database	to TBLH a pointers (iferred to	(TBLPand TBHP) is moved TBLH directly.
Description Operation Affected flag(s) TABRDC [m] Description		ROM cod enabled) yte of ROI ied data n DM code (I ROM code PDF ROM code yte of ROI ecified data	e (locate b M code ad nemory an ow byte) e (high byte OV 	y TBLP and dressed b d the high e) Z t page) to rrent page and the hi	AC DTBLH ar Database	to TBLH a pointers (iferred to	(TBLPand TBHP) is moved TBLH directly. emory (ROM code TBHP able pointer (TBLP) is move
Description Operation Affected flag(s) TABRDC [m] Description Operation		ROM cod enabled) yte of ROI ied data n DM code (I ROM code PDF ROM code yte of ROI ecified data	e (locate b M code ad nemory an ow byte) e (high byte OV 	y TBLP and dressed b d the high e) Z t page) to rrent page and the hi	AC DTBLH ar Database	to TBLH a pointers (iferred to	(TBLPand TBHP) is moved TBLH directly. emory (ROM code TBHP able pointer (TBLP) is move
Description Operation Affected flag(s) TABRDC [m]		ROM cod enabled) yte of ROI ied data n DM code (I ROM code PDF ROM code yte of ROI ecified data	e (locate b M code ad nemory an ow byte) e (high byte OV 	y TBLP and dressed b d the high e) Z t page) to rrent page and the hi	AC DTBLH ar Database	to TBLH a pointers (iferred to	(TBLPand TBHP) is moved TBLH directly. emory (ROM code TBHP able pointer (TBLP) is move
Description Operation Affected flag(s) TABRDC [m] Description Operation	Move the TBHP is ϵ The low b the specific $[m] \leftarrow RC$ TBLH \leftarrow I TO Move the disabled) The low b to the specific	ROM cod enabled) yte of ROI ied data n DM code (I ROM code PDF ROM code yte of ROI ecified data DM code (I ROM code	e (locate b M code ad nemory an ow byte) e (high byte OV OV de (curren M code (cu a memory ow byte) e (high byte	y TBLP and dressed b d the high e) Z t page) to rrent page and the hi	AC TBLH ar addresse gh byte trans	to TBLH a pointers (iferred to C C d data m ed by the t ansferred t	(TBLPand TBHP) is moved TBLH directly. emory (ROM code TBHP able pointer (TBLP) is move


HOLTEK	HT82J97E/HT82J97
TABRDL [m]	Move the ROM code (last page) to TBLH and data memory
Description	The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved the data memory and the high byte transferred to TBLH directly.
Operation	[m] ← ROM code (low byte) TBLH ← ROM code (high byte)
Affected flag(s)	
	TO PDF OV Z AC C
XOR A,[m]	Logical XOR accumulator with data memory
Description	Data in the accumulator and the indicated data memory perform a bitwise logical Excl sive_OR operation and the result is stored in the accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	
	TO PDF OV Z AC C
XORM A,[m]	Logical XOR data memory with the accumulator
Description	Data in the indicated data memory and the accumulator perform a bitwise logical Excl sive_OR operation. The result is stored in the data memory. The 0 flag is affected.
Operation	[m] ← ACC ″XOR″ [m]
Affected flag(s)	
	TO PDF OV Z AC C
XOR A,x	Logical XOR immediate data to the accumulator
	Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR o
Description	eration. The result is stored in the accumulator. The 0 flag is affected.
Description Operation Affected flag(s)	eration. The result is stored in the accumulator. The 0 flag is affected.
Operation	eration. The result is stored in the accumulator. The 0 flag is affected.


41



Package Information

20-pin SOP (300mil) Outline Dimensions








Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
A	394	—	419		
В	290	_	300		
С	14	_	20		
C′	490	_	510		
D	92	_	104		
E	_	50	_		
F	4	_	—		
G	32	_	38		
н	4	_	12		
α	0°		10°		



HT82J97E/HT82J97A

28-pin SOP (300mil) Outline Dimensions






Cumhal	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
А	394	—	419		
В	290	_	300		
С	14	_	20		
C′	697	_	713		
D	92	_	104		
E	_	50	_		
F	4	_	_		
G	32		38		
Н	4		12		
α	0°		10°		



Product Tape and Reel Specifications

Reel Dimensions



SOP 20W


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2

SOP 28W (300mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 _0.2
T2	Reel Thickness	30.2±0.2



Carrier Tape Dimensions



SOP 20W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0+0.3 0.1
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.8±0.1
B0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3

SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.1
B0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office) 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 0755-8616-9908, 8616-9308 Fax: 0755-8616-9533

Holtek Semiconductor Inc. (Beijing Sales Office) Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office)

709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 028-6653-6590 Fax: 028-6653-6591

Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.