

Half-Bridge N-Channel MOSFET Driver for DC/DC Conversion

FEATURES

- PWM With Tri-State Enable
- 12-V Low-Side Gate Drive (SiP41109)
- 8-V Low-Side Gate Drive (SiP41110)
- Undervoltage Lockout
- Internal Bootstrap Diode
- Switching Frequency Up to 1 MHz
- 30-ns Max Propagation Delay
- Drive MOSFETs In 5- to 48-V Systems
- Adaptive Shoot-Through Protection



APPLICATIONS

- Multi-Phase DC/DC Conversion
- High Current Low Voltage DC/DC Converters
- High Frequency DC/DC Converters
- Mobile and Desktop Computer DC/DC Converters
- Core Voltage Supplies for PC Micro-Processors

DESCRIPTION


The SiP41109 and SiP41110 are high-speed half-bridge MOSFET drivers for use in high frequency, high current, multiphase dc-to-dc synchronous rectifier buck power supplies. They are designed to operate at switching frequencies up to 1 MHz. The high-side driver is bootstrapped to allow driving n-channel MOSFETs.

They feature adaptive shoot-through protection to prevent simultaneous conduction of the external MOSFETs. There are two options available for the voltage of the high-side and

low-side drivers. In the SiP41109, the regulator supplies gate drive voltage to the high-side driver and V_{CC} supplies the low-side driver. in the SiP41110, the regulator supplies the high- and low-side gate drive voltage.

The SiP41109 and SiP41110 are assembled in a lead (Pb)-free 8-pin SOIC package for operation over the industrial operating range (-40 °C to 85 °C).

TYPICAL APPLICATION CIRCUIT



Document Number: 73023 S-51104—Rev. A, 13-Jun-05

www.vishay.com

Vishay Siliconix

New Product



ABSOLUTE MAXIMUM RATINGS (ALL VOLTAGES REFERENCED TO GND = 0 V)

V _{CC} , PV _{CC}	Thermal Impedance (Θ _{JA}) ^b
BOOT, PHASE0.3 to 55 V	SO-8
BOOT to PHASE0.3 to 15 V	
Storage Temperature	Notes
Operating Junction Temperature	a. Device mounted with all leads soldered or welded to PC board.
Power Dissipation ^a	b. Derate 7.7 mW/°C
SO-8	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE (ALL VOLTAGES REFERENCED TO GND = 0 V)

V _{CC}	10.8 to 13.2 V	BOOT to PHASE	8 V
V _{LX}		Operating Temperature Range	–40 to 85°C
Своот			

SPECIFICAT	FIONS ^a								
			Test Conditions Unless Specified		Limits				
Parame	eter	Symbol	V_{CC} = 12 V, V_{BOOT} – V_{PHASE} T_A = -40 to 85° C	= 8 V	Min ^a	Typb	Max ^a	Unit	
Power Supplie	s								
Supply Voltage		V _{CC}			10.8		13.2	V	
Quiescent Current		Iccq	PWM Non-Switching			5.6	9.5		
Supply Current		I _{DD}	f _{PWM} = 100 kHz, C _{LOAD} = 3 nF	SiP41109 SiP41110		12.5 11.0		mA	
Tristate (Shutdown)	Current	Ісст	PWM = Open	OII 41110		850	1200	μΑ	
Reference Volt	age				•				
Break-Before-Make		V_{BBM}				2.5		V	
PWM Input								•	
Input High		V _{IH}			4.0		V _{CC}	v	
Input Low		V _{IL}					1.0	\ \ \	
Bias Current		I _B	PWM 5 V or 0 V			±600	±1000	μΑ	
Tristate Threshold	High	V _{TSH}			3.0			V	
	Low	V _{TSL}					2.0	v	
Tristate Holdoff Time	eout ^c	t _{TST}				240		ns	
Bootstrap Dioc	de								
Forward Voltage		V _F	$I_F = 40 \text{ mA}, T_A = 25^{\circ}\text{C}$		0.70	0.85	1.0	V	
MOSFET Drive	rs								
High-Side Drive Cur	rontC	I _{PKH(source)}	V V 8 V	,		0.8			
r light-side brive out	I GIIL-	I _{PKH(sink)}	V _{BOOT} - V _{PHASE} = 8 V			1.0		1	
		I _{PKL(source)}	V _{PVCC} = 8 V SiP41110		0.9		A		
Low-Side Drive Curr	·ontC	I _{PKL(sink)}	v _{PVCC} = 0 v 3IP41110			1.2			
Low-Side Drive Curr	OIIL	I _{PKL(source)}	V _{PVCC} = 12 V	SiP41109		1.4			
		I _{PKL(sink)}	ABACC - 15 A	011 71109		1.8			



Vishay Siliconix

SPECIFICATIONS ^a								
		Test Conditions Unless Specified			Limits			
Parameter	Symbol	V_{CC} = 12 V, V_{BOOT} - V_{PHASE} T_A = -40 to 85° C	= 8 V	Mina	Typb	Max ^a	Unit	
MOSFET Drivers	- 1	•		1	•			
High-Side Driver Impedance	R _{DH(source)}	V _{BOOT} - V _{PHASE} = 8 V, PHASE	= GND		2.3	4.2		
Thigh oldo Bhvor impodanoo	R _{DH(sink)}	VBOOT VPHASE - 5 V, TTINGE	_ artb		1.9	3.5		
	R _{DL(source)}	V _{PVCC} = 8 V	SiP41110		2.9	5.2	Ω	
Low-Side Driver Impedance	R _{DL(sink)}	1 100			1.3	2.4	35	
·	R _{DL(source)}	V _{PVCC} = 12 V	SiP41109		2.4	4.3		
	R _{DL(sink)}				1.2	2.2		
High-Side Rise Time	t _{rH}	10% – 90%, V _{BOOT} – V _{PHASE} = 8 V,	C _{LOAD} = 3 nF		45			
High-Side Fall Time	t _{fH}	, 2001 111102	LOND		35			
High-Side Rise Time Bypass		10% – 90%, V _{BOOT} – V _{PHASE} = 12 V,	CLOAD = 3 nF		45			
High-Side Fall Time Bypass		THASE := 1,	OLOAD O		35			
High-Side Propagation Delayc	t _{d(off)} H	See Timing Waveforms			15			
Thigh older ropagation belay	t _{d(on)} H				15			
Low-Side Rise Time	t _{rL}	10% – 90%, V _{BOOT} – V _{PHASE} = 8 V C _{LOAD} = 3 nF	SiP41110		40		ns	
Low olde Flide Filme	YL.	10% – 90%, V _{BOOT} – V _{PHASE} = 12 V C _{LOAD} = 3 nF	SiP41109		40			
Low-Side Fall Time	t _{fL}	10% – 90%, V _{BOOT} – V _{PHASE} = 8 V C _{LOAD} = 3 nF	SiP41110		30			
Low-Side Fail Time	чL	10% – 90%, V _{BOOT} – V _{PHASE} = 12 V C _{LOAD} = 3 nF	SiP41109		30			
Low-Side Propagation Delay	t _{d(off)} L	See Timing Waveforms			15			
Low Glac I Topagation Belay	t _{d(on)L}	Occ Tilling Waveloring			15			
PHASE Timer								
PHASE Falling Timeout ^c	t _{PHASE}				380		ns	
PV _{CC} Regulator								
Output Voltage	PV _{CC}			7.6	8	8.4	V	
Output Current	I _{PVCC}				80	100		
Current Limit	I _{LIM}	V _{DRV} = 0 V		120	200	280	mA	
Line Regulation	LNR	V _{CC} = 10.8 V to 13.2 V			0.05	0.5	%/V	
Load Regulation	LDR	5 mA to 80 mA			0.1	1.0	%	
PV _{CC} Regulator UVLO		•						
PV _{CC} Rising					6.7	7.2		
PV _{CC} Falling	V _{UVLO2}				6.4	6.9	٧	
Hysteresis	Hyst			100	300	500	mV	
High-Side Undervoltage	Lockout	ı						
Threshold	V _{UVHS}	Rising or Falling		2.5	3.35	4.0	V	
V _{CC} Undervoltage Locko								
Threshold	V _{UVLO1}			5.0	5.3	5.6	V	
Power on Reset Time	POR			+	2.5		ms	
Thermal Shutdown								
Temperature	T _{SD}	Temperature Rising		T	165			
Hysteresis		Temperature Hising		+	25		°C	
i iyəlel esis	T _H	remperature railing			25			


Notes
a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing and are measured at V_{CC} = 12 V unless otherwise noted.

Vishay Siliconix


New Product



TIMING WAVEFORMS



PIN CONFIGURATION AND TRUTH TABLE



TRUTH TABLE		
PWM	UGATE	LGATE
L	L	Н
Н	Н	L
Tri-State	L	L

ORDERING INFORMATION		
Part Number Temperature Range Marking		
SiP41109DY-T1—E3	-40 to 85°C	41109
SiP41110DY-T1—E3	- 0 to 65 C	41110

Eval Kit	Temperature Range		
SiP41109DB	−40 to 85°C		
SiP41110DB			

PIN DESCRIPTION		
Pin Number	Name	Function
1	UGATE	8-V high-side MOSFET gate drive
2	BOOT	Bootstrap supply for high-side driver. The bootstap capacitor is connected between BOOT and PHASE.
3	PWM	Input signal for the MOSFET drivers and tri-state enable
4	GND	Ground
5	LGATE	Synchronous or low-side MOSFET gate drive
6	V _{CC}	12-V supply. Connect a bypass capacitor ≥1 μF from here to ground
7	PV _{CC}	8-V Voltage Regulator Output. Connect a bypass capacitor ≥ 1 μF from here to ground
8	PHASE	Connection to source of high-side MOSFET, drain of the low-side MOSFET, and the inductor

Vishay Siliconix

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

DETAILED OPERATION

PWM/Tri-State Enable

The PWM pin controls the switching of the external MOSFETs. The driver logic operates in a noninverting configuration. The PWM input stage should be driven by a signal with fast transition times, like those provided by a PWM controller or logic gate, (<200 ns). The PWM input functions as a logic input and is not intended for applications where a slow changing input voltage is used to generate a switching output when the input switching threshold voltage is reached.

Shutdown

The SiP41109/41110 enters shutdown mode when the signal driving PWM enters the tri-state window for more than 240 ns. The shutdown state is removed when the PWM signal moves outside the tri-state window. If the PWM is left open, the pin is held to 2.5 V by an internal voltage divider, thus forcing the tri-state condition.

Low-Side Driver

In the SiP41109, the low-side driver voltage is supplied by V_{CC} . In the SiP41110, the low-side driver voltage is supplied by PV_{CC} . During shutdown, LGATE is held low.

High-Side Driver

The high-side driver is isolated from the substrate to create a floating high-side driver so that an n-channel MOSFET can be

used for the high-side switch. The high-side driver voltage is supplied by PV_{CC} . The voltage is maintained by a floating bootstrap capacitor, which is continually recharged by the switching action of the output. During shutdown UGATE is held low.

Gate Drive Voltage (PV_{CC}) Regulator

An integrated 80-mA, 8-V regulator supplies voltage to the PV $_{\rm CC}$ pin and it current limits at 200 mA typical when the output is shorted to ground. A capacitor (1 μF minimum) must be connected to the PV $_{\rm CC}$ pin to stabilize the regulator output. The voltage on PV $_{\rm CC}$ is supplied to the integrated bootstrap diode. PV $_{\rm CC}$ is used to recharge the bootstrap capacitor and powers the SiP41110 low-side driver. PV $_{\rm CC}$ pin can be externally connected to V $_{\rm CC}$ to bypass the 8-V regulator and increase high-side gate drive to 12 V. If the PV $_{\rm CC}$ pin is connected to V $_{\rm CC}$ the system voltage should not exceed 43V.

Bootstrap Circuit

The internal bootstrap diode and an external bootstrap capacitor supply voltage to the BOOT pin. An integrated bootstrap diode replaces the external diode normally needed for the bootstrap circuit; only a capacitor is necessary to complete the bootstrap circuit. The bootstrap capacitor is sized according to,

 $C_{BOOT} = (Q_{GATE}/(\Delta V_{BOOT} - V_{PHASE})) \times 10$

Vishay Siliconix

New Product



where Q_{GATE} is the gate charge needed to turn on the high-side MOSFET and ΔV_{BOOT} – PHASE is the amount of droop allowed in the bootstrapped supply voltage when the high-side MOSFET is driven high. The bootstrap capacitor value is typically 0.1 μF to 1 μF . The bootstrap capacitor voltage rating must be greater than V_{CC} + 12 V to withstand transient spikes and ringing.

Shoot-Through Protection

The external MOSFETs are prevented from conducting at the same time during transitions. Break-before-make circuits monitor the voltages on the PHASE pin and the LGATE pin and control the switching as follows: When the signal on PWM goes low, UGATE will go low after an internal propagation delay. After the voltage on PHASE falls below 2.5 V by the inductor action, the low-side driver is enabled and LGATE goes high after some delay. When the signal on PWM goes high, LGATE will go low after an internal propagation delay. After the voltage on LGATE drops below 2.5 V the high-side driver is enabled and UGATE will go high after an internal propagation delay. If PHASE does not drop below 2.5 V within 380 ns after UGATE goes low, LGATE is forced high until the next PWM transition.

V_{CC} Bypass Capacitor

MOSFET drivers draw large peak currents from the supplies when they switch. A local bypass capacitor is required to supply this current and reduce power supply noise. Connect a 1- μ F ceramic capacitor as close as practical between the V_{CC} and GND pins.


Undervoltage Lockout


Undervoltage lockout prevents control of the circuit until the supply voltages reach valid operating levels. The UVLO circuit forces LGATE and UGATE to low when V_{CC} is below its specified voltage. A separate UVLO forces UGATE low when the voltage between BOOT and PHASE is below the specified voltage.

Thermal Protection

If the die temperature rises above 165°C, the thermal protection disables the drivers. The drivers are re-enabled after the die temperature has decreased below 140°C.

TYPICAL CHARACTERISTICS





Vishay Siliconix

TYPICAL WAVEFORMS

Figure 2. PWM Signal vs. HS Gate, LS Gate





Figure 3. PWM Signal vs. HS Gate, LS Gate and PHASE (Falling)



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73023.

Legal Disclaimer Notice



Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

Document Number: 91000 www.vishay.com
Revision: 08-Apr-05 1