

# SiP42101

**Vishay Siliconix** 

# Half-Bridge N-Channel MOSFET Driver for Motor Control

#### FEATURES

- 5-V Gate Drive
- Undervoltage Lockout
- Internal Bootstrap Diode
- Adaptive Shoot-Through Protection
- Motor Braking
- Shutdown Control
- Matched Rising and Falling Propagation Delays
- Drive MOSFETs In 4.5- to 50-V Systems

# Pb-free

Available


- APPLICATIONS
- H-Bridge Motor Controls
- 3-Phase Motor Controls

### DESCRIPTION

The SiP42101 is a high-speed half-bridge MOSFET driver with adaptive shoot-through protection for motor driving applications. The high-side driver is bootstrapped to allow driving n-channel MOSFETs. The Brake pin forces the lowside MOSFET on, providing a braking function in H-bridge and 3-phase topologies.

The SiP42101 comes with adaptive shoot-through protection to prevent simultaneous conduction of the external MOSFETs.

The SiP42101 is available in both standard and lead (Pb)-free 10-Pin MLP33 packages and is specified to operate over the industrial temperature range of -40 °C to 85 °C.



Document Number: 73176 S-50265—Rev. B, 21-Feb-05 www.vishay.com

# SiP42101

# Vishay Siliconix

### **New Product**



### ABSOLUTE MAXIMUM RATINGS (ALL VOLTAGES REFERENCED TO GND = 0 V)

V <sub>DD</sub> , PWM, <u>SD</u> , BRAKE
LX, BOOT
BOOT to LX
Storage Temperature $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots -40$ to $150^{\circ}C$
Operating Junction Temperature $\hdots 125^\circ C$

Power Dissipation <sup>a,b</sup>
MLP-33
Thermal Impedance (Θ <sub>JA</sub> ) <sup>a,b</sup>
MLP-33
Notes
<ul> <li>Device mounted with all leads caldered or welded to DC heard</li> </ul>

a. Device mounted with all leads soldered or welded to PC board.

a. Derate 9.6 mW/ $^{\circ}$ C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING RANGE (ALL VOLTAGES REFERENCED TO GND = 0 V)**

V <sub>DD</sub>	4.5 V to 5.5 V
V <sub>BOOT</sub>	4.5 V to 50 V

C <sub>BOOT</sub>	100 n⊢ to 1 μ⊢
Operating Temperature Range	. $-40$ to $85^{\circ}C$

SPECIFICA	<b>FIONS</b> <sup>a</sup>						
Parameter			Test Conditions Unless Specified	Limits			1
		Symbol	$V_{DD} = 5 \text{ V},  V_{BOOT} -  V_{LX} = 5   \text{V},      \text{C}_{\text{LOAD}} = 3  \text{nF}$ $T_{\text{A}} = -40   \text{to } 85^{\circ}\text{C}$	Min <sup>a</sup>	Typ <sup>b</sup>	Max <sup>a</sup>	Unit
Power Supplie	S			•	•		
Supply Voltage		V <sub>DD</sub>		4.5		5.5	V
Quiescent Current		I <sub>DDQ</sub>	$f_{PWM} = 1 \text{ MHz}, C_{LOAD} = 0$		2.2	3.0	mA
Shutdown Current		I <sub>SD</sub>				1	μA
Reference Volt	age			•			
Break-Before-Make		V <sub>BBM</sub>			1		V
PWM Input							
Input High		V <sub>IH</sub>		4.0		V <sub>DD</sub>	
Input Low		V <sub>IL</sub>				0.5	V
Bias Current		Ι <sub>Β</sub>			±0.3	±1	μA
SD, BRAKE In	puts						
Input High		V <sub>IH</sub>		2.0		V <sub>DD</sub>	v
Input Low		V <sub>IL</sub>				1.0	
Bias Current	Brake	- I <sub>B</sub> -				±1	μΑ
Bido Odrient	SD	чВ	$\overline{SD} = 5 V$		3.5	7	μ
High-Side Und	ervoltage L	_ockout					
Threshold		V <sub>UVHS</sub>	Rising or Falling	2.5	3.35	3.75	V
Bootstrap Dio	de	· · · · ·		•	•	•	•
Forward Voltage		VF	$I_{F} = 10 \text{ mA}, T_{A} = 25^{\circ}\text{C}$	0.70	0.76	0.82	V
MOSFET Drive	ers					1	
	10	I <sub>PKH(source)</sub>			0.9		
High-Side Drive Current <sup>c</sup>		I <sub>PKH(sink)</sub>			1.1		1.
Low-Side Drive Current <sup>c</sup>		I <sub>PKL(source)</sub>			0.8		A
		I <sub>PKL(sink)</sub>			1.5		1
		R <sub>DH(source)</sub>			2.5	3.8	
High-Side Driver Im	pedance	R <sub>DH(sink)</sub>			2.2	3.3	Ω
Low-Side Driver Im	edance	R <sub>DL(source)</sub>			3.4	5.1	<b>Ω</b>
Low-Side Driver Impedance		R <sub>DL(sink)</sub>			1.4	2.1	

www.vishay.com **2** 

Document Number: 73176 S-50265—Rev. B, 21-Feb-05




# Vishay Siliconix

<b>SPECIFICATIONS</b> <sup>a</sup>							
		Test Conditions Unless Specified		Limits			
Parameter	Symbol	$V_{DD} = 5 \text{ V}, \text{ V}_{BOOT} - \text{ V}_{LX} = 5 \text{ V}, \text{ C}_{LOAD} = 3 \text{ nF}$ $T_{A} = -40 \text{ to } 85^{\circ}\text{C}$	Min <sup>a</sup>	Typ <sup>b</sup> Max		a Unit	
MOSFET Drivers							
High-Side Rise Time	t <sub>rH</sub>	10% – 90%		32	40		
High-Side Fall Time	t <sub>fH</sub>	90% - 10%		36	45		
	t <sub>d(off)</sub> H	See Timing Waveforms		20		1	
High-Side Propagation Delay <sup>c</sup>	t <sub>d(on)H</sub>	See Timing Waveforms		30		1	
Low-Side Rise Time	t <sub>rL</sub>	10% – 90%		45	55	55 30	
Low-Side Fall Time	t <sub>fL</sub>	90% - 10%		20	30		
	t <sub>d(off)L</sub>	See Timing Waveforms		30			
Low-Side Propagation Delay <sup>c</sup>	t <sub>d(on)L</sub>	See Timing Waveforms		30			
LX Timer						•	
LX Falling Timeout <sup>c</sup>	t <sub>LX</sub>			420		ns	
V <sub>DD</sub> Undervoltage Locko	ut		•				
Threshold Rising	V <sub>UVLOR</sub>			4.35	4.5		
Threshold Falling	V <sub>UVLOF</sub>		3.7	4.1		v	
Hysteresis	V <sub>H</sub>			0.4		1	
Power on Reset Time <sup>c</sup>				2.5		ms	
Thermal Shutdown	<u> </u>						
Temperature	T <sub>SD</sub>	Temperature Rising		165			
Hysteresis	Т <sub>Н</sub>	Temperature Falling		25		°C	

Notes a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum ( $-40^{\circ}$  to  $85^{\circ}$ C). b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing and are measured at V<sub>DD</sub> = 5V unless otherwise noted.

#### **TIMING WAVEFORMS**



Document Number: 73176 S-50265-Rev. B, 21-Feb-05


# SiP42101

# Vishay Siliconix

# **New Product**



# PIN CONFIGURATION AND TRUTH TABLE



	TRUTH TABLE				
PWM	SD	BRAKE	OUT <sub>H</sub>	OUTL	
L	Н	L	L	Н	
Н	Н	L	Н	L	
Х	Н	Н	L	Н	
Х	L	Х	L	L	

ORDERING INFORMATION				
Standard Lead(Pb)-Free Part Number Part Number		Temperature Range	Marking	
SiP42101DM-T1	SiP42101DM-T1—E3	–40 to 85°C	42101	

Eval Kit	Temperature Range
SiP42101DB	–40 to 85°C

PIN DESCRIPTION			
Pin Number	Name	Function	
1	OUT <sub>H</sub>	High-side MOSFET gate drive	
2	BOOT	Bootstrap supply for high-side driver. A capacitor connects between BOOT and LX.	
3	PWM	Input signal for the MOSFET drivers	
4	SD	Shuts down the driver	
5	GND	Ground	
6	OUTL	Synchronous or low-side MOSFET gate drive	
7	V <sub>DD</sub>	+5-V supply	
8	NC	No Connect	
9	BRAKE	Forces OUT <sub>L</sub> high and OUT <sub>H</sub> low	
10	LX	Connection to source of high-side MOSFET, drain of the low-side MOSFET, and the inductor	



#### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

#### **DETAILED OPERATION**

#### PWM

The PWM pin controls the switching of the external MOSFETs. The driver logic operates in a noninverting configuration. The PWM input stage should be driven by a signal with fast transition times, like those provided by a PWM controller or logic gate, (<200 ns). The PWM input functions as a logic input and is not intended for applications where a slow changing input voltage is used to generate a switching output when the input switching threshold voltage is reached.

#### Low-Side Driver

The supplies for the low-side driver are  $V_{DD}$  and GND. During shutdown, OUT<sub>L</sub> is held low.

#### **High-Side Driver**

The high-side driver is isolated from the substrate to create a floating high-side driver so that an n-channel MOSFET can be used for the high-side switch. The supplies for the high-side driver are BOOT and LX. The voltage is supplied by a floating bootstrap capacitor, which is continually recharged by the switching action of the output. During shutdown  $OUT_H$  is held low.

#### **Bootstrap Circuit**

The internal bootstrap diode and a bootstrap capacitor form a charge pump that supplies voltage to the BOOT pin. An

integrated bootstrap diode replaces the external Schottky diode needed for the bootstrap circuit; only a capacitor is necessary to complete the bootstrap circuit. The bootstrap capacitor is sized according to,

#### $C_{BOOT} = (Q_{GATE} / \Delta V_{BOOT - LX}) \times 10$

where  $Q_{GATE}$  is the gate charge needed to turn on the high-side MOSFET and  $\Delta V_{BOOT-LX}$  is the amount of droop allowed in the bootstrapped supply voltage when the high-side MOSFET is driven high. The bootstrap capacitor value is typically 0.1  $\mu F$  to 1  $\mu F$ . The bootstrap capacitor voltage rating must be greater than  $V_{DD}$  + 5 V to withstand transient spikes and ringing.

#### **Shoot-Through Protection**

The external MOSFETs are prevented from conducting at the same time during transitions. Break-before-make circuits monitor the voltages on the LX pin and the  $OUT_L$  pin and control the switching as follows: When the signal on PWM goes low,  $OUT_H$  will go low after an internal propagation delay. After the voltage on LX falls below 1 V by the inductor action, the low-side driver is enabled and  $OUT_L$  goes high after some delay. When the signal on PWM goes high,  $OUT_L$  will go low after an internal propagation delay. After the voltage on LX falls below 1 V by the inductor action, the low-side driver is enabled and  $OUT_L$  goes high after some delay. When the signal on PWM goes high,  $OUT_L$  will go low after an internal propagation delay. After the voltage on  $OUT_L$  drops below 1 V the high-side driver is enabled and  $OUT_H$  will go high after an internal propagation delay. If LX does not drop below 1 V within 400 ns after  $OUT_H$  goes low,  $OUT_L$  is forced high until the next PWM transition.

# **Vishay Siliconix**

### **New Product**



#### **Matched Propagation Delays**

Rising and falling propagation delays are matched from PWM to LX to within 8 ns.

#### **Brake Input**

When BRAKE is high,  $\text{OUT}_{\text{H}}$  is forced low and  $\text{OUT}_{\text{L}}$  is forced high to create active braking of the motor. When this input is low, operation is normal.

#### Shutdown

The driver enters shutdown mode when  $\overline{\text{SD}}$  is low. Shutdown current is less than 1  $\mu\text{A}.$ 

#### V<sub>DD</sub> Bypass Capacitor

MOSFET drivers draw large peak currents from the supplies when they switch. A local bypass capacitor is required to supply this current and reduce power supply noise. Connect a 1- $\mu$ F ceramic capacitor as close as practical between the V<sub>DD</sub> and GND pins.


#### **Undervoltage Lockout**

Undervoltage lockout prevents control of the circuit until the supply voltages reach valid operating levels. The UVLO circuit forces  $OUT_L$  and  $OUT_H$  to low when  $V_{DD}$  is below its specified voltage. A separate UVLO forces  $OUT_H$  low when the voltage between BOOT and LX is below the specified voltage.

#### **Thermal Protection**


If the die temperature rises above  $165^{\circ}$ C, the thermal protection disables the drivers. The drivers are re-enabled after the die temperature has decreased below  $140^{\circ}$ C.


#### **TYPICAL CHARACTERISTICS**







### **TYPICAL WAVEFORMS**










50 ns/div







50 ns/div



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?73176">http://www.vishay.com/ppg?73176</a>.

Document Number: 73176 S-50265—Rev. B, 21-Feb-05