

H-Bridge Driver and Pulse Width Controller for Digital Camera Micro Modules

DESCRIPTION

The SiP42104 is a 250 mA integrated H-bridge driver and programmable output-pulse-width controller. It offers a complete and cost-effective solution for micro camera focus module applications such as shutter, iris, lens cover and Infrared filter drivers. The output voltage direction of the H-bridge is set by the presence of the rising or falling edge at the digital interface pin IN and the corresponding on-duration is set by the RC pin time constant. During time-out, the input deglitcher-latch is transparent to input noise durations of less than 300 ns. Internal breakbefore-make prevents output shoot-through. When the H-bridge turns off after time-out, the lower N-channel MOSFETs are turned on for a short interval to prevent turning on their body diodes. The low IN threshold logic and the sub micro-amp steady state quiescent current is ideal for low battery applications.

The SiP42104 is offered in the ultra-small lead (Pb)-free SC-89 package (SOT666) and it is rated over the industrial ambient range of - 40 °C to + 85 °C.

FEATURES

- Low supply range: 2.3 to 4.2 V
- Low R_{TH} : 0.85 Ω at 2.8 V and 150 mA
- Output current up to 250 mA
- Output voltage direction depends on input Rising or falling edges
- Break before make cross-over protection
- 300 ns de-glitch circuit
- Programmable RC timer to set output pulse width
- Sub micro-amp quiescent current
- SC89-6L package (1.6 x 1.6 x 0.6 mm)



RoHS
COMPLIANT

APPLICATIONS

- Digital camera
- Cell phones
- Small DC motor control
- Dual-stage latchable relay driver

TYPICAL APPLICATION CIRCUIT




Figure 1.

ABSOLUTE MAXIMUM RATINGS		
Parameter	Limit	Unit
Supply Input Voltage (V_{DD})	- 0.3 to 4.5	V
Input Voltage (V_{IN})	- 0.3 to 4.5	
Output DC Voltage (V_{OUT1} , V_{OUT2})	- 0.3 to 4.5	
Maximum Pulsed Current (I_{OUT1} , I_{OUT1})	250	mA
ESD Rating (HBM)	5.5	kV
Thermal Resistance ^a (θ_{JA})	465	°C/W
Power Dissipation ^b (P_D)	172	mW
Maximum Junction Temperature (T_{JM})	150	°C
Lead Temperature ^c (T_L)	260	
Storage Temperature (T_S)	- 65 to 150	

Notes:

- a. Soldered down to PCB 1 inch² 1 oz copper.
 b. Derate - 2.15 mW/°C above 70 °C.
 c. Soldering 5 s.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE		
Parameter	Limit	Unit
V_{DD}	2.3 to 4.2	V
I_{OUT}	± 150	mA
Timing Resistor	10 K to 500 K	Ω
Timing Capacitor	10 to 220	nF
Output Inductive Load L	10 to 550	μH
DCR Of Output Inductive Load	15 to 30	Ω

SPECIFICATIONS							
Parameter	Symbol	Test Conditions $V_{DD} = 2.8\text{ V}$, $T_A = -40\text{ to }85\text{ }^\circ\text{C}$ unless otherwise noted. Typical values are at $T_A = 25\text{ }^\circ\text{C}$	Temp.	Min. ^a	Typ. ^b	Max. ^a	Unit
Supply Voltage Range	V_{DD}		Full	2.3		4.2	V
Operating Current	I_{DDQ}	$I_{IN} = RC = 0\text{ V}$	Full			5	μA
H-Bridge Resistance ^c	R_H	$I_{OUT} = 150\text{ mA}$	Full		0.85	1.6	Ω
RC Time-out Voltage	V1	Falling edge set by RC	Room	670	756	840	mV
Fast Discharge Voltage	V2	Falling edge set by R_1C	Room	480	644	730	
RC Pulse Width	T_{RC}	$R = 500\text{ K}$, $C = 100\text{ nF}$	Room		65		ms
IN Logic High	V_{THI}	Rising, M1/M4 on	Full	1.6			V
IN Logic Low	V_{TLO}	Falling, M1/M4 off	Full		0.82	0.5	
Hysteresis	V_{HYS}	$V_{THI} - V_{TLO}$	Full		0.28		
IN Pull-Down current	I_{PD}	$V_{IN} = V_{DD}$	Room		1.75		μA
Break-Before-Make	T_{BBM}		Room		50		ns
Trigger Edges	T_{EDGE}	Input rise and fall	Room		< 0.1		μs
Trigger Pulse Duration	T_{IN}	Input minimum pulse width	Room		≥ 2		
Trigger Response Time	T_{RT}	Delay from IN to output	Room		0.6		


Notes:

a. The algebraic convention whereby the most negative value is a minimum and most positive is a maximum.

b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

c. R_H is the $R_{DS(ON)}$ of M1 + M4 or M2 + M3.

PIN CONFIGURATION



SC89 PACKAGE

Figure 2.

PIN DESCRIPTION		
Pin Number	Name	Function
1	OUT1	H-Bridge Output 1
2	V_{DD}	Supply Voltage
3	IN	Input Edge Trigger Direction Control. Positive Edge Sets OUT1 High and OUT2 Low. Negative Edge Sets OUT2 High and OUT1 Low.
4	RC	Pulse Width Timing Setting
5	GND	Ground Connection
6	OUT2	H-Bridge Output 2

ORDERING INFORMATION			
Part Number	Marking	Temperature Range	Package
SiP42104DX-T1-E3 ^b	HL ^a	- 40 °C to 85 °C	SC89-6L (SOT666)

Notes:

- a. "H" is part identifier and "L" is lot and date code identifier.
- b. T1 Tape and Reel orientation with pin1 bottom left hand corner of cavity.

FUNCTIONAL BLOCK DIAGRAM




Figure 3.

TIMING DIAGRAM




Figure 4.

DETAILED OPERATIONAL DESCRIPTION

SiP42104 is an easy to use integrated H-bridge driver and programmable output pulse width controller IC intended for digital camera micro module focus mode applications. The IC is designed to drive a solenoid of several hundred micro-Henrys and operates over the supply range of 2.3 to 4.2 V. Both H-bridge output can source and sink up to 250 mA. The break-before-make delays prevents shoot-through via M1 to M2 or M3 to M4 in the H-bridge and is guaranteed by design.

In the absence of any edge transitions at the input pin, the IC is in the power-down mode with the H-bridge outputs at high impedance drawing only sub micro-amp of leakage current from the supply.

The input pin is CMOS logic level and has typical 1.75 μA pull-down current, the input pin is buffered by a Schmitt trigger with the threshold level of 1.1 V and typical hysteresis of 280 mV. A logic transition closes SW2 and initiates the H-Bridge output turn-on for duration set by the external RC time constant. The logic level transition is latched in the device and this logic level transition determines which of the H-Bridge output MOSFETs turns on. If the logic transition is rising from ground to V_{DD} , with the high condition being present for at least 2 μs , then M1 and M4 will turn on, M2 and M3 will turn off. This means that OUT1 will go high and OUT2 will go low. Conversely, a falling logic transition is from V_{DD} to ground, with the low level being present for 2 μs , will turn on M2 and M3, M1 and M4 will turn off. Once the input transition is latched, SiP42104 will ignore any input spurious transition until the RC pin time out is completed. An internal deglitch filter following the input buffer prevents SiP42104 from being accidentally triggered by the input pulse less than 300 ns duration.

A positive edge transition on the input pin also initiates SiP42104 to charge the RC pin to V_{DD} via SW1. This pre-charge period lasts for approximately 30 μs . When the pre-charge period is completed, SW1 will turn off and the external capacitor begins to discharge via the external resistor. The timer and pulse width controller sense the voltage on RC pin. When the voltage on the RC pin falls to V1 (0.27 $\times V_{DD}$). The timer and pulse width controller terminate the timeout and turn off the relevant H-bridge outputs. This yields and output pulse width given by:

$$T_{OUTPUT} = 1.3 \times RC$$


SiP42104 H-bridge output typically drives an inductive load. When output are turned off after the RC timeout, the current will still be flowing in the inductive load. To prevent the load current from forward biasing the body diodes of the output MOSFETs, both H-bridge low-side MOSFETs M2 and M4 will turn on briefly to allow the inductive load current to discharge to zero. When the voltage on the RC pin has fallen to V2 (0.23 $\times V_{DD}$). This yields a discharge time:

$$T_{DISCHARGE} = 0.13 \times C \times R1$$


Where R1 is the built-in resistor of 1.1 k Ω .

Following this discharge time period, SW2 and all H-bridge output MOSFETs are turned off. SiP42104 powers down to its low quiescent current state. SiP42104 will remain in this state until the next input transition logic applied to the input pin to wake up.


TYPICAL CHARACTERISTICS




Normalized R_H vs. V_{DD}




Normalized R_H vs. Temperature




IN Threshold Voltage vs. V_{DD}



IN Threshold Voltage vs. Temperature




I_{PD} Current vs. V_{DD}




I_{PD} Current vs. Temperature


TYPICAL CHARACTERISTICS




Normalized R_H vs. I_H



Normalized R_H vs. I_H




R_H vs. V_{DD}




R_H vs. Temperature

TYPICAL WAVEFORMS




10 ms/div

$V_{IN} = 2.8 \text{ V}$, $R_{LOAD} = 18 \Omega$, $L_{LOAD} = 80 \mu\text{H}$
Steady State Operation




5 ms/div

$V_{IN} = 2.8 \text{ V}$, $R_{LOAD} = 18 \Omega$, $L_{LOAD} = 80 \mu\text{H}$
RC Threshold Voltage




200 ns/div

$V_{IN} = 2.8 \text{ V}$, $R_{LOAD} = 18 \Omega$, $L_{LOAD} = 80 \mu\text{H}$
Input Rising Edge Trigger Response Time




200 ns/div

$V_{IN} = 2.8 \text{ V}$, $R_{LOAD} = 18 \Omega$, $L_{LOAD} = 80 \mu\text{H}$
Input Falling Edge Trigger Response Time



2 μs /div


$V_{IN} = 2.8 \text{ V}$, $R_{LOAD} = 18 \Omega$, $L_{LOAD} = 80 \mu\text{H}$
Input Rising Edge Triggering Operation




2 μs /div

$V_{IN} = 2.8 \text{ V}$, $R_{LOAD} = 18 \Omega$, $L_{LOAD} = 80 \mu\text{H}$
Input Falling Edge Triggering Operation


TYPICAL WAVEFORMS




$V_{IN} = 2.8\text{ V}$, $R_{LOAD} = 18\ \Omega$, $L_{LOAD} = 80\ \mu\text{H}$
Inductive Discharge OUT1 to OUT2



$V_{IN} = 2.8\text{ V}$, $R_{LOAD} = 18\ \Omega$, $L_{LOAD} = 80\ \mu\text{H}$
Inductive Discharge OUT2 to OUT1



$V_{IN} = 2.8\text{ V}$, $R_{LOAD} = 18\ \Omega$, $L_{LOAD} = 80\ \mu\text{H}$
Rising Edge T_{BMM}



$V_{IN} = 2.8\text{ V}$, $R_{LOAD} = 18\ \Omega$, $L_{LOAD} = 80\ \mu\text{H}$
Falling Edge T_{BMM}

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?74633>.



Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.