

# **Quad-Channel Isolators with Integrated DC-to-DC Converter**

# ADuM5401W/ADuM5402W/ADuM5403W

### **FEATURES**

isoPower integrated, isolated dc-to-dc converter **Qualified for automotive applications** Regulated 5 V output Up to 500 mW output power Quad dc-to-25 Mbps (NRZ) signal isolation channels 16-lead SOIC package with 7.6 mm creepage High temperature operation: 105°C High common-mode transient immunity: >25 kV/µs Safety and regulatory approvals

UL recognition: 2500 V rms for 1 minute per UL1577 CSA Component Acceptance Notice #5A **VDE** certificate of conformity (pending) DIN V VDE V 0884-10 (VDE V 0884-10):2006-12  $V_{IORM} = 560 V peak$ 

## **APPLICATIONS**

**Hybrid electric battery management** 

### GENERAL DESCRIPTION

The ADuM5401W/ADuM5402W/ADuM5403W1 devices are quad-channel digital isolators with isoPower\*, an integrated, isolated dc-to-dc converter. Based on the Analog Devices, Inc., *i*Coupler<sup>®</sup> technology, the dc-to-dc converter provides up to 500 mW of regulated, isolated power at 5.0 V. This eliminates the need for a separate, isolated dc-to-dc converter in low power, isolated designs. The iCoupler chip-scale transformer technology is used to isolate the logic signals and for the magnetic components of the dc-to-dc converter. The result is a small form factor, total isolation solution.

The ADuM5401W/ADuM5402W/ADuM5403W isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide for more information).

isoPower uses high frequency switching elements to transfer power through its transformer. Special care must be taken during printed circuit board (PCB) layout to meet emissions standards. Refer to the AN-0971 application note for board layout recommendations at www.analog.com.

## **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADuM5401W/ADuM5402W/ADuM5403W Block Diagram




Figure 2. ADuM5401W




Figure 3. ADuM5402W




Figure 4. ADuM5403W

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

<sup>&</sup>lt;sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

# **TABLE OF CONTENTS**

| Features  | 1    |
|---|------|
| Applications  | 1    |
| General Description   | 1    |
| Functional Block Diagrams   | 1    |
| Revision History  | 2    |
| Specifications  | 3    |
| Electrical Characteristics—5 V Primary Input Supply/5 V Secondary Isolated Supply | 3    |
| Package Characteristics   | 5    |
| Regulatory Approvals  | 5    |
| Insulation and Safety-Related Specifications                                      | 5    |
| DIN V VDE V 0884-10 (VDE V 0884-10) Insulation<br>Characteristics                 | 6    |
| Recommended Operating Conditions  | 6    |
| Absolute Maximum Ratings  | 7    |
| ESD Caution   | 7    |
| Pin Configurations and Function Descriptions                                      | 8    |
| Truth Table   | . 11 |

| Typical Performance Characteristics        | 12 |
|--|----|
| Terminology                                | 14 |
| Applications Information                   | 15 |
| Theory of Operation                        | 15 |
| PCB Layout                                 | 15 |
| Thermal Analysis                           | 15 |
| Propagation Delay-Related Parameters       | 16 |
| EMI Considerations                         | 16 |
| DC Correctness and Magnetic Field Immunity | 16 |
| Power Consumption                          | 17 |
| Power Considerations                       | 17 |
| Insulation Lifetime                        | 18 |
| V <sub>ISO</sub> Startup Issues            | 19 |
| Outline Dimensions                         | 20 |
| Ordering Guide                             | 20 |

## **REVISION HISTORY**

1/10—Revision 0: Initial Version

## **SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY**

All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{ISO} = 5$  V. Minimum/maximum specifications apply over the entire recommended operation range, which is  $4.5 \text{ V} \le V_{DD1}$ ,  $V_{ISO} \le 5.5 \text{ V}$ , and  $-40^{\circ}C \le T_A \le +105^{\circ}C$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted.

Table 1. DC-to-DC Converter Static Specifications

| Parameter                                     | Symbol                   | Min | Тур | Max | Unit   | Test Conditions  |
|---|--------------------------|-----|-----|-----|--------|--|
| DC-TO-DC CONVERTER SUPPLY                     |                          |     |     |     |        |  |
| Setpoint                                      | V <sub>ISO</sub>         | 4.7 | 5.0 | 5.4 | V      | $I_{ISO} = 0 \text{ mA}$   |
| Line Regulation                               | V <sub>ISO (LINE)</sub>  |     | 1   |     | mV/V   | $I_{ISO} = 50 \text{ mA}, V_{DD1} = 4.5 \text{ V to } 5.5 \text{ V}$               |
| Load Regulation                               | V <sub>ISO (LOAD)</sub>  |     | 1   | 5   | %      | $I_{ISO} = 10 \text{ mA}$ to 90 mA   |
| Output Ripple                                 | V <sub>ISO (RIP)</sub>   |     | 75  |     | mV p-p | 20 MHz bandwidth, $C_{BYPASS} = 0.1 \mu F    10 \mu F$ , $I_{ISO} = 90 \text{ mA}$ |
| Output Noise                                  | V <sub>ISO (NOISE)</sub> |     | 200 |     | mV p-p | $C_{BYPASS} = 0.1 \mu F    10 \mu F, I_{ISO} = 90 \text{ mA}$                      |
| Switching Frequency                           | fosc                     |     | 180 |     | MHz    |  |
| PW Modulation Frequency                       | $f_{PWM}$                |     | 625 |     | kHz    |  |
| Output Supply Current                         | I <sub>ISO (MAX)</sub>   | 100 |     |     | mA     | $V_{ISO} > 4.5 \text{ V}$  |
| Efficiency at I <sub>ISO (MAX)</sub>          |                          |     | 34  |     | %      | $I_{ISO} = 100 \text{ mA}$   |
| I <sub>DD1</sub> , No V <sub>ISO</sub> Load   | I <sub>DD1 (Q)</sub>     |     | 20  | 35  | mA     |  |
| I <sub>DD1</sub> , Full V <sub>ISO</sub> Load | I <sub>DD1 (MAX)</sub>   |     | 290 |     | mA     |  |

Table 2. DC-to-DC Converter Dynamic Specifications

|                   |                         |     | 25 Mb <sub>l</sub> | ps  |      |                          |
|-------------------|-------------------------|-----|--------------------|-----|------|--------------------------|
| Parameter         | Symbol                  | Min | Тур                | Max | Unit | Test Conditions          |
| SUPPLY CURRENT    |                         |     |                    |     |      |                          |
| Input             |                         |     |                    |     |      |                          |
| ADuM5401W         | I <sub>DD1</sub>        |     | 68                 |     | mA   | No V <sub>ISO</sub> load |
| ADuM5402W         | I <sub>DD1</sub>        |     | 71                 |     | mA   | No V <sub>ISO</sub> load |
| ADuM5403W         | I <sub>DD1</sub>        |     | 75                 |     | mA   | No V <sub>ISO</sub> load |
| Available to Load |                         |     |                    |     |      |                          |
| ADuM5401W         | I <sub>ISO (LOAD)</sub> |     | 87                 |     | mA   | Calculated               |
| ADuM5402W         | Iso (load)              |     | 85                 |     | mA   | Calculated               |
| ADuM5403W         | Iso (load)              |     | 83                 |     | mA   | Calculated               |

**Table 3. Switching Specifications** 

|                                   |                                     |     | 25 Mb | ps  |       |                         |
|-----------------------------------|-------------------------------------|-----|-------|-----|-------|-------------------------|
| Parameter                         | Symbol                              | Min | Тур   | Max | Unit  | Test Conditions         |
| SWITCHING SPECIFICATIONS          |                                     |     |       |     |       |                         |
| Data Rate                         |                                     |     |       | 25  | Mbps  | Limited by maximum PWD  |
| Propagation Delay                 | t <sub>PHL</sub> , t <sub>PLH</sub> |     | 45    | 60  | ns    | 50% input to 50% output |
| Pulse Width Distortion            | PWD                                 |     |       | 6   | ns    | $ t_{PLH} - t_{PHL} $   |
| Change vs. Temperature            |                                     |     | 5     |     | ps/°C |                         |
| Pulse Width                       | PW                                  | 40  |       |     | ns    | Limited by maximum PWD  |
| Propagation Delay Skew            | <b>t</b> <sub>PSK</sub>             |     |       | 15  | ns    | Between any two units   |
| Channel Matching                  |                                     |     |       |     |       |                         |
| Codirectional <sup>1</sup>        | <b>t</b> <sub>PSKCD</sub>           |     |       | 6   | ns    |                         |
| Opposing Directional <sup>2</sup> | t <sub>PSKOD</sub>                  |     |       | 15  | ns    |                         |

<sup>&</sup>lt;sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

<sup>&</sup>lt;sup>2</sup> Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

**Table 4. Input and Output Characteristics** 

| Parameter                                      | Symbol                         | Min  | Тур   | Max                      | Unit  | Test Conditions  |
|--|--------------------------------|--|-------|--------------------------|-------|--|
| DC SPECIFICATIONS                              |                                |  |       |                          |       |  |
| Logic High Input Threshold <sup>1</sup>        | V <sub>IH</sub>                | $0.7V_{ISO}$ or $0.7V_{DD1}$                   |       |                          | V     |  |
| Logic Low Input Threshold <sup>1</sup>         | V <sub>IL</sub>                |  |       | $0.3V_{ISO}or0.3V_{DD1}$ | V     |  |
| Logic High Output Voltages <sup>2</sup>        | V <sub>OH</sub>                | $V_{DD1} - 0.3 \text{ or } V_{ISO} - 0.3$      | 5.0   |                          | V     | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$   |
|  |                                | $V_{\text{DD1}}-0.5 \ or \ V_{\text{ISO}}-0.5$ | 4.8   |                          | V     | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$   |
| Logic Low Output Voltages <sup>2</sup>         | V <sub>OL</sub>                |  | 0.0   | 0.1                      | V     | $I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$  |
|  |                                |  | 0.2   | 0.4                      | V     | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$  |
| Undervoltage Lockout                           |                                |  |       |                          |       | $V_{DD1}$ , $V_{ISO}$ supply   |
| Positive Going Threshold                       | $V_{UV+}$                      |  | 2.7   |                          | V     |  |
| Negative Going Threshold                       | $V_{UV-}$                      |  | 2.4   |                          | V     |  |
| Hysteresis                                     | V <sub>UVH</sub>               |  | 0.3   |                          | V     |  |
| Input Currents Per Channel                     | IIL, IIH                       | -20  | +0.01 | +20                      | μΑ    | $0 \text{ V} \leq V_{lx} \leq V_{DDX} \text{ or } V_{ISO}$                         |
| AC SPECIFICATIONS                              |                                |  |       |                          |       |  |
| Output Rise/Fall Time                          | t <sub>R</sub> /t <sub>F</sub> |  | 2.5   |                          | ns    | 10% to 90%   |
| Common-Mode Transient<br>Immunity <sup>3</sup> | CM                             | 25   | 35    |                          | kV/μs | $V_{lx} = V_{DD1}$ or $V_{ISO}$ , $V_{CM} = 1000$ V, transient magnitude = $800$ V |
| Refresh Rate                                   | fr                             |  | 1.0   |                          | Mbps  |  |

 $<sup>^{1}</sup>$  V<sub>SEL</sub> is a nonstandard input that has a logic threshold of approximately 0.9 V.  $^{2}$  RC<sub>OUT</sub> is a nonstandard output intended to interface with other *iso* Power parts. It is not recommended for standard digital loads.

 $<sup>^3</sup>$  |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8 \times V_{DD1}$  or  $0.8 \times V_{ISO}$  for a high input or  $V_0 < 0.8 \times V_{DD1}$  or  $0.8 \times V_{ISO}$  for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## **PACKAGE CHARACTERISTICS**

**Table 5. Thermal and Isolation Characteristics** 

| Parameter                                  | Symbol           | Min | Тур              | Max | Unit | Test Conditions  |
|--|------------------|-----|------------------|-----|------|--|
| Resistance (Input to Output) <sup>1</sup>  | R <sub>I-O</sub> |     | 10 <sup>12</sup> |     | Ω    |  |
| Capacitance (Input to Output) <sup>1</sup> | C <sub>I-O</sub> |     | 2.2              |     | рF   | f = 1 MHz  |
| Input Capacitance <sup>2</sup>             | Cı               |     | 4.0              |     | рF   |  |
| IC Junction to Ambient Thermal Resistance  | $\theta_{JA}$    |     | 45               |     | °C/W | Thermocouple located at center of package underside, test conducted on 4-layer board with thin traces <sup>3</sup> |

<sup>&</sup>lt;sup>1</sup> The device is considered a 2-terminal device; Pin 1 to Pin 8 are shorted together, and Pin 9 to Pin 16 are shorted together.

## **REGULATORY APPROVALS**

## Table 6.

| UL <sup>1</sup>  | CSA   | VDE (Pending) <sup>2</sup>   |
|--|---|--|
| Recognized under 1577 component recognition program <sup>1</sup> | Approved under CSA Component Acceptance Notice #5A  | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 |
| Single protection, 2500 V rms isolation voltage                  | Basic insulation per CSA 60950-1-03<br>and IEC 60950-1, 400 V rms (566 V peak)<br>maximum working voltage | Reinforced insulation, 560 V peak                                  |
| File E214100   | File 205078   | File 2471900-4880-0001   |

¹ In accordance with UL 1577, each ADuM5401W/ADuM5402W/ADuM5403W is proof tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 10  $\mu$ A).

## **INSULATION AND SAFETY-RELATED SPECIFICATIONS**

Table 7. Critical Safety-Related Dimensions and Material Properties

| Parameter  | Symbol | Value     | Unit  | Test Conditions/Comments   |
|--|--------|-----------|-------|--|
| Rated Dielectric Insulation Voltage              |        | 2500      | V rms | 1-minute duration  |
| Minimum External Air Gap (Clearance)             | L(I01) | >8.0      | mm    | Measured from input terminals to output terminals, shortest distance through air     |
| Minimum External Tracking (Creepage)             | L(102) | 7.7       | mm    | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance)        |        | 0.017 min | mm    | Distance through insulation  |
| Tracking Resistance (Comparative Tracking Index) | CTI    | >175      | V     | DIN IEC 112/VDE 0303, Part 1   |
| Isolation Group                                  |        | Illa      |       | Material group (DIN VDE 0110, 1/89, Table 1)   |

<sup>&</sup>lt;sup>2</sup> Input capacitance is from any input data pin to ground.

<sup>&</sup>lt;sup>3</sup> See the Thermal Analysis section for thermal model definitions.

<sup>&</sup>lt;sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM540xW is proof tested by applying an insulation test voltage ≥1590 V peak for 1 second (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-10 approval.

## DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits. The asterisk (\*) marking on packages denotes DIN V VDE V 0884-10 approval.

## **Table 8. VDE Characteristics**

| Description  | Conditions   | Symbol            | Characteristic | Unit   |
|--|--|-------------------|----------------|--------|
| Installation Classification per DIN VDE 0110             |  |                   |                |        |
| For Rated Mains Voltage ≤ 150 V rms                      |  |                   | I to IV        |        |
| For Rated Mains Voltage ≤ 300 V rms                      |  |                   | l to III       |        |
| For Rated Mains Voltage ≤ 400 V rms                      |  |                   | l to II        |        |
| Climatic Classification                                  |  |                   | 40/105/21      |        |
| Pollution Degree per DIN VDE 0110, Table 1               |  |                   | 2              |        |
| Maximum Working Insulation Voltage                       |  | V <sub>IORM</sub> | 560            | V peak |
| Input-to-Output Test Voltage, Method b1                  | $V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, $t_m = 1$ sec, partial discharge < 5 pC | $V_{PR}$          | 1050           | V peak |
| Input-to-Output Test Voltage, Method a                   |  | $V_{PR}$          |                |        |
| After Environmental Tests Subgroup 1                     | $V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, partial discharge < 5 pC                        |                   | 896            | V peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, partial discharge $< 5$ pC                      |                   | 672            | V peak |
| Highest Allowable Overvoltage                            | Transient overvoltage, t <sub>TR</sub> = 10 sec  | $V_{TR}$          | 4000           | V peak |
| Safety Limiting Values                                   | Maximum value allowed in the event of a failure (see Figure 5)                                   |                   |                |        |
| Case Temperature   |  | Ts                | 150            | °C     |
| Side 1 I <sub>DD1</sub> Current                          |  | I <sub>S1</sub>   | 555            | mA     |
| Insulation Resistance at Ts                              | $V_{10} = 500 \text{ V}$   | Rs                | >109           | Ω      |




Figure 5. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN EN 60747-5-2

## **RECOMMENDED OPERATING CONDITIONS**

Table 9.

| Parameter                          | Symbol           | Min | Max  | Unit |
|------------------------------------|------------------|-----|------|------|
| Operating Temperature <sup>1</sup> | T <sub>A</sub>   | -40 | +105 | °C   |
| Supply Voltages <sup>2</sup>       | V <sub>DD1</sub> | 4.5 | 5.5  | V    |

<sup>&</sup>lt;sup>1</sup> Operation at 105°C requires reduction of the maximum load current, as specified in Table 10.

<sup>&</sup>lt;sup>2</sup> Each voltage is relative to its respective ground.

## **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

Table 10.

| 14010 101  |   |
|--|---|
| Parameter  | Rating  |
| Storage Temperature (T <sub>ST</sub> )   | −55°C to +150°C   |
| Ambient Operating Temperature Range ( $T_A$ )  | -40°C to +105°C   |
| Supply Voltages (V <sub>DD</sub> , V <sub>ISO</sub> ) <sup>1</sup>   | −0.5 V to +7.0 V  |
| V <sub>ISO</sub> Supply Current <sup>2</sup>   |   |
| $T_A = -40$ °C to $+85$ °C   | 100 mA  |
| $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$   | 60 mA   |
| Input Voltage (V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> ) <sup>1, 3</sup>                     | $-0.5 \mathrm{V}$ to $\mathrm{V}_{\mathrm{DDI}} + 0.5 \mathrm{V}$ |
| Output Voltage (RC <sub>OUT</sub> , V <sub>OA</sub> , V <sub>OB</sub> , V <sub>OC</sub> , V <sub>OD</sub> ) <sup>1,3</sup> | $-0.5 \mathrm{V}$ to $\mathrm{V}_{\mathrm{DDO}} + 0.5 \mathrm{V}$ |
| Average Output Current Per Data<br>Output Pin⁴   | -10 mA to +10 mA  |
| Maximum Cumulative AC HiPot  | 5 min @ 2500 V rms  |
| Maximum Cumulative DC HiPot  | 5 min @ 3500 V <sub>DC</sub>                                      |
| Common-Mode Transients⁵  | -100 kV/μs to +100 kV/μs  |

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective grounds.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 11. Maximum Continuous Working Voltage Supporting 50-Year Minimum Lifetime<sup>1</sup>

| Parameter                | Max | Unit   | Applicable<br>Certification              |
|--------------------------|-----|--------|--|
| AC Voltage               |     |        |  |
| Bipolar Waveform         | 424 | V peak | All certifications,<br>50-year operation |
| Basic Insulation         | 560 | V peak | Working voltage<br>per IEC 60950-1       |
| <b>Unipolar Waveform</b> |     |        |  |
| Basic Insulation         | 560 | V peak | Working voltage<br>per IEC 60950-1       |
| DC Voltage               |     |        |  |
| Basic Insulation         | 560 | V peak | Working voltage<br>per IEC 60950-1       |

<sup>&</sup>lt;sup>1</sup> Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.

## **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $<sup>^2\</sup>text{The V}_{\text{ISO}}$  provides current for dc and dynamic loads on the V $_{\text{ISO}}$  I/O channels. This current must be included when determining the total V $_{\text{ISO}}$  supply current. For ambient temperatures between 85°C and 105°C, maximum allowed current is reduced.

 $<sup>^3</sup>$ V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively. See the PCB Layout section.

<sup>&</sup>lt;sup>4</sup>See Figure 5 for the maximum rated current values for various temperatures.

<sup>&</sup>lt;sup>5</sup>Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 6. ADuM5401W Pin Configuration

## Table 12. ADuM5401W Pin Function Descriptions

| Pin No. | Mnemonic           | Description  |
|---------|--------------------|--|
| 1       | $V_{DD1}$          | Primary Supply Voltage, 4.5 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source.   |
| 2, 8    | GND₁               | Ground 1. Ground reference for isolator primary. Pin 2 and Pin 8 are internally connected, and it is recommended that both pins be connected to a common ground.             |
| 3       | $V_{IA}$           | Logic Input A.   |
| 4       | $V_{\text{IB}}$    | Logic Input B.   |
| 5       | V <sub>IC</sub>    | Logic Input C.   |
| 6       | V <sub>OD</sub>    | Logic Output D.  |
| 7       | RC <sub>OUT</sub>  | Regulation Control Output. This pin is connected to the RC <sub>IN</sub> of a slave $iso$ Power device to allow the ADuM5401W to control the regulation of the slave device. |
| 9, 15   | GND <sub>ISO</sub> | Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and it is recommended that both pins be connected to a common ground.                       |
| 10      | $V_{SEL}$          | This pin must be connected to $V_{ISO}$ for proper operation of the part.  |
| 11      | $V_{\text{ID}}$    | Logic Input D.   |
| 12      | Voc                | Logic Output C.  |
| 13      | V <sub>OB</sub>    | Logic Output B.  |
| 14      | VOA                | Logic Output A.  |
| 16      | $V_{ISO}$          | Secondary Supply Voltage Output, 5.0 V for External Loads.   |




Figure 7. ADuM5402W Pin Configuration

## Table 13. ADuM5402W Pin Function Descriptions

| Pin No. | Mnemonic           | Description   |
|---------|--------------------|---|
| 1       | $V_{DD1}$          | Primary Supply Voltage, 4.5 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source.  |
| 2, 8    | GND <sub>1</sub>   | Ground 1. Ground reference for isolator primary. Pin 2 and Pin 8 are internally connected, and it is recommended that both pins be connected to a common ground.                  |
| 3       | $V_{IA}$           | Logic Input A.  |
| 4       | $V_{\text{IB}}$    | Logic Input B.  |
| 5       | Voc                | Logic Output C.   |
| 6       | $V_{\text{OD}}$    | Logic Output D.   |
| 7       | RCout              | Regulation Control Output. This pin is connected to the RC <sub>IN</sub> of a slave <i>iso</i> Power device to allow the ADuM5401W to control the regulation of the slave device. |
| 9, 15   | GND <sub>ISO</sub> | Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and it is recommended that both pins be connected to a common ground.                            |
| 10      | $V_{\text{SEL}}$   | This pin must be connected to $V_{ISO}$ for proper operation of the part.   |
| 11      | $V_{\text{ID}}$    | Logic Input D.  |
| 12      | $V_{IC}$           | Logic Input C.  |
| 13      | $V_{OB}$           | Logic Output B.   |
| 14      | $V_{OA}$           | Logic Output A.   |
| 16      | $V_{ISO}$          | Secondary Supply Voltage Output, 5.0 V for External Loads.  |




Figure 8. ADuM5403W Pin Configuration

## Table 14. ADuM5403W Pin Function Descriptions

| Pin No. | Mnemonic           | Description  |
|---------|--------------------|--|
| 1       | V <sub>DD1</sub>   | Primary Supply Voltage, 4.5 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source.   |
| 2, 8    | GND <sub>1</sub>   | Ground 1. Ground reference for isolator primary. Pin 2 and Pin 8 are internally connected, and it is recommended that both pins be connected to a common ground.             |
| 3       | $V_{IA}$           | Logic Input A.   |
| 4       | V <sub>OB</sub>    | Logic Output B.  |
| 5       | Voc                | Logic Output C.  |
| 6       | V <sub>OD</sub>    | Logic Output D.  |
| 7       | RCout              | Regulation Control Output. This pin is connected to the RC <sub>IN</sub> of a slave $iso$ Power device to allow the ADuM5401W to control the regulation of the slave device. |
| 9, 15   | GND <sub>ISO</sub> | Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and it is recommended that both pins be connected to a common ground.                       |
| 10      | $V_{SEL}$          | This pin must be connected to $V_{\rm ISO}$ for proper operation of the part.  |
| 11      | $V_{\text{ID}}$    | Logic Input D.   |
| 12      | V <sub>IC</sub>    | Logic Input C.   |
| 13      | V <sub>IB</sub>    | Logic Input B.   |
| 14      | Voa                | Logic Output A.  |
| 16      | $V_{ISO}$          | Secondary Supply Voltage Output, 5.0 V for External Loads.   |

## **TRUTH TABLE**

## **Table 15. Truth Table (Positive Logic)**

| V <sub>Ix</sub> Input <sup>1</sup> | V <sub>DD1</sub> State | V <sub>DD1</sub> Input (V) | V <sub>ISO</sub> State | V <sub>ISO</sub> Output (V) | Vox Output <sup>1</sup> | Notes                          |
|------------------------------------|------------------------|----------------------------|------------------------|-----------------------------|-------------------------|--------------------------------|
| High                               | Powered                | 5.0                        | Powered                | 5.0                         | High                    | Normal operation, data is high |
| Low                                | Powered                | 5.0                        | Powered                | 5.0                         | Low                     | Normal operation, data is low  |

 $<sup>^1\,</sup>V_{lx}$  and  $V_{Ox}$  refer to the input and output signals of a given channel (A, B, C, or D).

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 9. Typical Power Supply Efficiency at 5 V/5 V




Figure 10. Typical Total Power Dissipation vs. IISO with Data Channels Idle




Figure 11. Typical Isolated Output Supply Current, I<sub>ISO</sub>, as a Function of External Load, No Dynamic Current Draw at 5 V/5 V




Figure 12. Typical Short-Circuit Input Current and Power vs. V<sub>DD1</sub> Supply Voltage




Figure 13. Typical  $V_{\rm ISO}$  Transient Load Response, 5 V Output, 10% to 90% Load Step




Figure 14. Typical Transient Load Response, 3 V Output, 10% to 90% Load Step




Figure 15. Typical V<sub>ISO</sub> = 5 V Output Voltage Ripple at 90% Load




Figure 16. Typical I<sub>CHn</sub> Supply Current per Forward Data Channel (15 pF Output Load)




Figure 17. Typical I<sub>CHn</sub> Supply Current per Reverse Data Channel (15 pF Output Load)




Figure 18. Typical I<sub>ISO (D)</sub> Dynamic Supply Current per Input




Figure 19. Typical  $I_{\rm ISO(D)}$  Dynamic Supply Current per Output (15 pF Output Load)

## **TERMINOLOGY**

### $I_{DD1(Q)}$

 $I_{\rm DD1\,(Q)}$  is the minimum operating current drawn at the  $V_{\rm DD1}$  pin when there is no external load at  $V_{\rm ISO}$  and the I/O pins are operating below 2 Mbps, requiring no additional dynamic supply current.  $I_{\rm DD1\,(Q)}$  reflects the minimum current operating condition.

#### I<sub>DD1 (D)</sub>

 $I_{\mathrm{DDI}\;(D)}$  is the typical input supply current with all channels simultaneously driven at a maximum data rate of 25 Mbps with full capacitive load representing the maximum dynamic load conditions. Resistive loads on the outputs should be treated separately from the dynamic load.

#### IDDI (MAY)

 $I_{\rm DD1\,(MAX)}$  is the input current under full dynamic and  $V_{\rm ISO}$  load conditions.

### IISO (LOAD)

 $I_{\text{ISO}\,(\text{LOAD})}$  is the current available to an external  $V_{\text{ISO}}$  load.

## tphl Propagation Delay

 $t_{PHL}$  propagation delay is measured from the 50% level of the falling edge of the  $V_{\rm Ix}$  signal to the 50% level of the falling edge of the  $V_{\rm Ox}$  signal.

### **tplh** Propagation Delay

 $t_{\text{PLH}}$  propagation delay is measured from the 50% level of the rising edge of the  $V_{\text{Ix}}$  signal to the 50% level of the rising edge of the  $V_{\text{Ox}}$  signal.

### t<sub>PSK</sub> Propagation Delay Skew

 $t_{PSK}$  is the magnitude of the worst-case difference in  $t_{PHL}$  and/or  $t_{PLH}$  that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

## tpskcd/tpskod Channel-to-Channel Matching

Channel-to-channel matching is the absolute value of the difference in propagation delays between the two channels when operated with identical loads.

### Minimum Pulse Width

The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

### **Maximum Data Rate**

The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

## APPLICATIONS INFORMATION

## THEORY OF OPERATION

The dc-to-dc converter section of the ADuM5401W/ADuM5402W/ ADuM5403W works on principles that are common to most modern power supplies. It is a secondary side controller architecture with isolated pulse-width modulation (PWM) feedback.  $V_{\rm DD1}$  power is supplied to an oscillating circuit that switches current into a chip-scale air core transformer. Power transferred to the secondary side is rectified and regulated to 5 V. The secondary ( $V_{\rm ISO}$ ) side controller regulates the output by creating a PWM control signal that is sent to the primary ( $V_{\rm DD1}$ ) side by a dedicated *i*Coupler data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

The ADuM5401W/ADuM5402W/ADuM5403W implement undervoltage lockout (UVLO) with hysteresis on the  $V_{\rm DD1}$  power input. This feature ensures that the converter does not enter oscillation due to noisy input power or slow power-on ramp rates.

A minimum load current of 10 mA is recommended to ensure optimum load regulation. Smaller loads can generate excess noise on chip due to short or erratic PWM pulses. Excess noise generated this way can cause data corruption, in some circumstances.

## **PCB LAYOUT**

The ADuM5401W/ADuM5402W/ADuM5403W digital isolators with 0.5 W *iso*Power integrated dc-to-dc converters require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 20). Note that a low ESR bypass capacitor is required between Pin 1 and Pin 2 as well as between Pin 15 and Pin 16, as close to the chip pads as possible.

The power supply section of the ADuM5401W/ADuM5402W/ ADuM5403W uses a 180 MHz oscillator frequency to efficiently pass power through its chip-scale transformers. In addition, normal operation of the data section of the *i*Coupler introduces switching transients on the power supply pins. Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor; ripple suppression and proper regulation require a large value capacitor. These are most conveniently connected between Pin 1 and Pin 2 for  $V_{\text{\tiny DD1}}$  and between Pin 15 and Pin 16 for  $V_{\text{\tiny ISO}}.$  To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are  $0.1 \mu F$  and  $10 \mu F$  for  $V_{DD1}$  and  $V_{ISO}$ . A 10 nF capacitor should be used when optimum EMI emissions performance is desired. The smaller capacitors must have a low ESR; for example, use of an NPO ceramic capacitor is advised.

Note that the total lead length between the ends of the low ESR capacitor and the input power supply pin must not exceed 2 mm. Installing the bypass capacitor with traces more than 2 mm in length may result in data corruption. A bypass between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered unless both common ground pins are connected together close to the package.




Figure 20. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins, exceeding the absolute maximum ratings specified in Table 10, thereby leading to latch-up and/or permanent damage.


The ADuM5401W/ADuM5402W/ADuM5403W are power devices that dissipate about 1 W of power when fully loaded and running at maximum speed. Because it is not possible to apply a heat sink to an isolation device, the devices primarily depend on heat dissipation into the PCB through the ground pins. If the devices are used at high ambient temperatures, provide a thermal path from the ground pins to the PCB ground plane. The board layout in Figure 20 shows enlarged pads for Pin 8 and Pin 9. Large diameter vias should be implemented from the pad to the ground, and power planes should be used to reduce inductance. Multiple vias in the thermal pads can significantly reduce temperatures inside the chip. The dimensions of the expanded pads are left to the discretion of the designer and the available board space.

## THERMAL ANALYSIS

The ADuM5401W/ADuM5402W/ADuM5403W parts consist of four internal die attached to a split lead frame with two die attach paddles. For the purposes of thermal analysis, the die is treated as a thermal unit, with the highest junction temperature reflected in the  $\theta_{JA}$  from Table 5. The value of  $\theta_{JA}$  is based on measurements taken with the parts mounted on a JEDEC standard, 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM5401W/ADuM5402W/ADuM5403W devices operate at full load across the full temperature range without derating the output current. However, following the recommendations in the PCB Layout section decreases thermal resistance to the PCB, allowing increased thermal margins in high ambient temperatures.

### PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component (see Figure 21). The propagation delay to a logic low output may differ from the propagation delay to a logic high.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM5401W/ADuM5402W/ADuM5403W component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM5401W/ADuM5402W/ADuM5403W components operating under the same conditions.

## **EMI CONSIDERATIONS**

The dc-to-dc converter section of the ADuM5401W/ ADuM5402W/ADuM5403W components must, of necessity, operate at a very high frequency to allow efficient power transfer through the small transformers. This creates high frequency currents that can propagate in circuit board ground and power planes, causing edge and dipole radiation. Grounded enclosures are recommended for applications that use these devices. If grounded enclosures are not possible, follow good RF design practices in the layout of the PCB. See www.analog.com for the most current PCB layout recommendations specifically for the ADuM5401W/ADuM5402W/ADuM5403W.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than 1  $\mu s$ , periodic sets of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 5  $\mu s$ , the input side is assumed to be not powered or nonfunctional, in which case, the isolator output is forced to a default high state by the watchdog timer circuit. This situation should only occur during power-up and power-down operations.

The limitation on the ADuM5401W/ADuM5402W/ADuM5403W magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur.

The pulses at the transformer output have an amplitude of >1.0 V. The decoder has a sensing threshold of about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\sum \pi r_n^2$$
;  $n = 1, 2, ..., N$ 

where:

 $\beta$  is the magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM5401W/ADuM5402W/ADuM5403W, and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 22.




Figure 22. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V, which is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM5401W/ ADuM5402W/ADuM5403W transformers. Figure 23 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 23, the ADuM5401W/ ADuM5402W/ADuM5403W are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example, a 0.5 kA current placed 5 mm away from the ADuM5401W/ADuM5402W/ ADuM5403W is required to affect component operation.




Figure 23. Maximum Allowable Current for Various Current-to-ADuM5401W/ADuM5402W/ADuM5403W Spacings

Note that, in combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.

## **POWER CONSUMPTION**

The  $V_{\rm DD1}$  power supply input provides power to the iCoupler data channels, as well as to the power converter. For this reason, the quiescent currents drawn by the power converter and the primary and secondary I/O channels cannot be determined separately. All of these quiescent power demands have been combined into the  $I_{\rm DD1\,(Q)}$  current, as shown in Figure 24. The total  $I_{\rm DD1\,supply}$  current is equal to the sum of the quiescent operating current; the dynamic current,  $I_{\rm DD1\,(D)}$ , demanded by the I/O channels; and any external  $I_{\rm ISO}$  load.




Figure 24. Power Consumption Within the ADuM5401W/ADuM5402W/ADuM5403W

Dynamic I/O current is consumed only when operating a channel at speeds higher than the refresh rate of  $f_r$ . The dynamic current of each channel is determined by its data rate. Figure 16 shows the current for a channel in the forward direction, meaning that the input is on the  $V_{\rm DD1}$  side of the part. Figure 17 shows the current for a channel in the reverse direction, meaning that the input is on the  $V_{\rm ISO}$  side of the part. Both figures assume a typical 15 pF load.

The following relationship allows the total  $I_{\rm DD1}$  current to be calculated:

$$I_{DD1} = (I_{ISO} \times V_{ISO})/(E \times V_{DD1}) + \sum I_{CHn}; n = 1 \text{ to } 4$$
 (1)

where:

 $I_{DD1}$  is the total supply input current.

 $I_{CHm}$  is the current drawn by a single channel determined from Figure 16 or Figure 17, depending on channel direction.  $I_{ISO}$  is the current drawn by the secondary side external load. E is the power supply efficiency at 100 mA load from Figure 9 at the  $V_{ISO}$  and  $V_{DDI}$  condition of interest.

The maximum external load can be calculated by subtracting the dynamic output load from the maximum allowable load.

$$I_{ISO(LOAD)} = I_{ISO(MAX)} - \sum I_{ISO(D)n}; n = 1 \text{ to } 4$$
 (2)

where

 $I_{\rm ISO\,(LOAD)}$  is the current available to supply an external secondary side load.

 $I_{ISO\,(MAX)}$  is the maximum external secondary side load current available at  $V_{ISO}$ .

 $I_{ISO (D)n}$  is the dynamic load current drawn from V<sub>ISO</sub> by an input or output channel, as shown in Figure 18 and Figure 19.

The preceding analysis assumes a 15 pF capacitive load on each data output. If the capacitive load is larger than 15 pF, the additional current must be included in the analysis of  $I_{\rm DD1}$  and  $I_{\rm ISO\,(LOAD)}$ .

## **POWER CONSIDERATIONS**

The ADuM5401W/ADuM5402W/ADuM5403W power input, data input channels on the primary side, and data channels on the secondary side are all protected from premature operation by UVLO circuitry. Below the minimum operating voltage, the power converter holds its oscillator inactive and all input channel drivers and refresh circuits are idle. Outputs remain in a high impedance state to prevent transmission of undefined states during power-up and power-down operations.

During application of power to  $V_{\rm DDI}$ , the primary side circuitry is held idle until the UVLO preset voltage is reached. At that time, the data channels initialize to their default low output state until they receive data pulses from the secondary side.

When the primary side is above the UVLO threshold, the data input channels sample their inputs and begin sending encoded pulses to the inactive secondary output channels. The outputs on the primary side remain in their default low state because no data comes from the secondary side inputs until secondary power is established. The primary side oscillator also begins to operate, transferring power to the secondary power circuits. The secondary V<sub>ISO</sub> voltage is below its UVLO limit at this point; the regulation control signal from the secondary is not being generated. The primary side power oscillator is allowed to free run in this circumstance, supplying the maximum amount of power to the secondary, until the secondary voltage rises to its regulation setpoint. This creates a large inrush current transient at  $V_{\rm DD1}$ . When the regulation point is reached, the regulation control circuit produces the regulation control signal that modulates the oscillator on the primary side. The V<sub>DD1</sub> current is reduced and is then proportional to the load current. The inrush current is less than the short-circuit current shown in Figure 12. The duration of the inrush depends on the V<sub>ISO</sub> loading conditions and the current available at the  $V_{DD1}$  pin.

As the secondary side converter begins to accept power from the primary, the V<sub>ISO</sub> voltage starts to rise. When the secondary side UVLO is reached, the secondary side outputs are initialized to their default low state until data is received from the corresponding primary side input. It can take up to 1 µs after the secondary side is initialized for the state of the output to correlate with the primary side input.

Secondary side inputs sample their state and transmit it to the primary side. Outputs are valid about 1 µs after the secondary side becomes active.

Because the rate of charge of the secondary side power supply is dependent on loading conditions, the input voltage, and the output voltage level selected, take care with the design to allow the converter sufficient time to stabilize before valid data is required.

When power is removed from V<sub>DD1</sub>, the primary side converter and coupler shut down when the UVLO level is reached. The secondary side stops receiving power and starts to discharge. The outputs on the secondary side hold the last state that they received from the primary side. Either the UVLO level is reached and the outputs are placed in their high impedance state, or the outputs detect a lack of activity from the primary side inputs and the outputs are set to their default low value before the secondary power reaches UVLO.

### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM5401W/ADuM5402W/ ADuM5403W.

Accelerated life testing is performed using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined, allowing calculation of the time to failure at the working voltage of interest. The values shown in Table 11 summarize the peak voltages for 50 years of service life in several operating conditions. In many cases, the working voltage approved by agency testing is higher than the 50-year service life voltage. Operation at working voltages higher than the service life voltage listed leads to premature insulation failure.

The insulation lifetime of the ADuM5401W/ADuM5402W/ ADuM5403W depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 25, Figure 26, and Figure 27 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. A 50-year operating lifetime under the bipolar ac condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 11 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 26 or Figure 27 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 11.




Figure 27. Unipolar AC Waveform

## **VISO STARTUP ISSUES**

An issue with reliable startup has been identified in the ADuM5401W/5402W/5403W components. It is related to initialization of the band gap voltage references on the primary (power input) and secondary (power output) sides of the *iso*Power device and are being addressed in future revisions of the silicon. For current versions of the silicon, the user must follow these design guidelines to guarantee proper operation of the device.

The band gap voltage references are vulnerable to slow powerup slew rate. The susceptibility to power-up errors is process sensitive so not all devices display these behaviors. These recommendations should be implemented for all designs until the corrections are made to the silicon. The symptoms and corrective actions required for issues with the primary and secondary side startup are different.

## **Symptom**

The  $V_{\rm ISO}$  output voltage restarts to an incorrect voltage between 3.4 V and 4.7 V when power is removed at  $V_{\rm DDI}$  and then reapplied between 250 ms and 3 sec later. The error only occurs on restart, it does not occur at initial power-up. If the part initializes incorrectly, power must be remove for an extended time to allow internal nodes to discharge and reset. The amount of time required can be several minutes at low temperature; therefore, it is critical to avoid allowing the device to initialize improperly.

### Cause

The secondary side band gap reference does not initialize to the proper voltage due to a slow slew rate on  $V_{\rm ISO}$  after the internal nodes are precharged during the previous power cycle. The secondary side band gap sets the output voltage of the regulator.

### Solution

The slew rate of  $V_{\rm ISO}$  is determined by the resistive and capacitive load present on the output. Designs that attempt to reduce ripple by adding capacitance to the  $V_{\rm ISO}$  output can slow the slew rate enough to see startup errors. Choose values for bulk capacitance based on the effective dc load. Calculate the dc load as the resistive equivalent to the current drawn from the  $V_{\rm ISO}$  line. Determine the range of allowable capacitance for the  $V_{\rm ISO}$  output from Figure 28. Choose the bulk capacitance for  $V_{\rm ISO}$  to achieve the applications required ripple, unless the value is in the disallowed combinations area, then the value has to be reduced to avoid restart issues.





Figure 28. Maximum Capacitive Load for Proper Restart

## **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 29. 16-Lead Standard Small Outline Package [SOIC\_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches)

## **ORDERING GUIDE**

| Model <sup>1,2</sup> | Number<br>of Inputs,<br>V <sub>DD1</sub> Side | Number<br>of Inputs,<br>V <sub>ISO</sub> Side | Maximum<br>Data Rate<br>(Mbps) | Maximum<br>Propagation<br>Delay, 5 V (ns) | Maximum Pulse Width Distortion (ns) | Temperature<br>Range | Package<br>Description | Package<br>Option |  |
|----------------------|---|---|--------------------------------|---|-------------------------------------|----------------------|------------------------|-------------------|--|
| ADuM5401WCRWZ        | 3   | 1   | 25                             | 60  | 6                                   | -40°C to +105°C      | 16-Lead SOIC_W         | RW-16             |  |
| ADuM5402WCRWZ        | 2   | 2   | 25                             | 60  | 6                                   | −40°C to +105°C      | 16-Lead SOIC_W         | RW-16             |  |
| ADuM5403WCRWZ        | 1   | 3   | 25                             | 60  | 6                                   | –40°C to +105°C      | 16-Lead SOIC_W         | RW-16             |  |

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.



www.analog.com

<sup>&</sup>lt;sup>2</sup> Tape and reel are available. The addition of an RL suffix designates a 13" (1,000 units) tape and reel option.