THAT Corporation

THAT 380G

FEATURES

- 4 Matched NPN and 4 Matched PNP
- Monolithic Construction
- Low Noise
 - 0.75 nV/ √Hz (PNP)
 0.8 nV/ √Hz (NPN)
- High Speed - f_T = 350 MHz (NPN) - f_T = 325 MHz (PNP)
- Excellent Matching 500 μV typical between devices of same gender
- Dielectrically Isolated for low crosstalk, high DC isolation, and high temp operation

• $36V V_{CEO}$

- **APPLICATIONS**
- Microphone Preamplifiers
- Current Sources
- Current Mirrors
- Log/Antilog Amplifiers
- Multipliers
- Servos

Description

The THAT 380G is a large-geometry, 8-transistor, monolithic NPN/PNP array intended for use in multichip modules, hybrids, and chip-onboard applications. The individual devices exhibit both high speed and low noise, and are well-matched between transistors of the same gender.

Fabricated in a dielectrically isolated, complementary bipolar process, each transistor is electrically insulated from the others by a layer of insulating oxide (not the reverse-biased PN junctions used in conventional arrays) and exhibit inter-device crosstalk and DC isolation similar to that expected from discrete transistors. The resulting low collector-to-substrate capacitance produces a typical NPN f_T of 350MHz (325 MHz for the PNPs). Substrate biasing

is not required for normal operation, though the substrate should be grounded to optimize speed and minimize crosstalk.

While not guaranteed to meet its datasheet specifications outside the commercial temperature range, the transistors on the 380G will typically operate at much higher temperatures than ordinary junction-isolated devices with similar packing density.

Quad transistor arrays in DIP and SO packages with similar performance characteristics are also available from THAT Corporation. Please contact us directly or through your local distributor for more information.

Γ		
	Q2 Q4 Q4 Q6 Q6 Q8 E Q4 B E E B Q6 E C C	
	Q2	
	Q2 Q2 C Q2 Q2 Q4 Q6 Q8 C Q8 C	
	Q1 C Q1 Q3 Q5 Q7 C PNP NPN NPN PNP	
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
L		

Figure 1. THAT 380G die layout

Die Thickness	Order Number
0.021"	380G21
0.014"	380G14

Table 1. Ordering Information

THAT Corporation; 45 Sumner Street; Milford, MA 01757-1656; USA Tel: +1 508 478 9200; Fax: +1 508 478 0990; Web: www.thatcorp.com Copyright © 2007, THAT Corporation. Document 600042 Rev 01

	Ma	ximum Ratings (T _A = 25	5 <u>°C)</u>			
Parameter	Symbol	Conditions	Min	Тур	Max	Units
NPN Collector-Emitter Voltage	BV_{CEO}	$I_{\rm C} = 1$ mAdc, $I_{\rm B} = 0$	36	40	—	V
NPN Collector-Base Voltage	BV_{CBO}	$I_c = 10 \ \mu Adc, I_E = 0$	36	40	_	V
NPN Emitter-Base Voltage	BV_{EBO}	$I_E = 100 \ \mu Adc, \ I_C = 0$	5	_	—	V
NPN Collector Current	I _{C MAX}		10	20		mA
NPN Emitter Current	I _{E MAX}		10	20		mA
PNP Collector-Emitter Voltage	BV_{CEO}	$I_{C} = 1$ mAdc, $I_{B} = 0$	-36	-40	_	V
PNP Collector-Base Voltage	BV_{CBO}	$I_{C}=10 \ \mu Adc, \ I_{E}=0$	-36	-40	_	V
PNP Emitter-Base Voltage	BV_{EBO}	$I_{E}=100\;\mu\text{Adc},I_{C}=0$	-5	—	—	V
PNP Collector Current	I _{C MAX}		-10	-20		mA
PNP Emitter Current	I _{E MAX}		-10	-20		mA
Collector-Collector Voltage	BV _{cc}		±100	±200	_	V
Emitter-Emitter Voltage	BV_{EE}		±100	±200	—	V
Operating Temperature Range	T _A		-40		+85	°C
Maximum Junction Temperature	e T _{JMAX}				+150	°C
Storage Temperature	T _{STORE}		-45		+125	°C

SPECIFICATIONS¹

NPN Electrical Characteristics ²							
Parameter	Symbol	Conditions	Min	Тур	Max	Units	
NPN Current Gain	h _{fe}	$V_{CB} = 10 V$					
		$I_c = 1 \text{ mA}$	60	100	—		
		$I_c = 10 \ \mu A$		100	—		
NPN Current Gain Matching	Δh_{fe}	$V_{CB} = 10 \text{ V}, I_C = 1 \text{ mA}$	_	5	_	%	
NPN Noise Voltage Density	e _N	V_{CB} = 10 V, I_C = 1 mA, 1 kHz	_	0.8	_	nV√Hz	
NPN Gain-Bandwidth Product	f⊤	$I_{\rm C}$ = 1 mA, $V_{\rm CB}$ = 10 V		350		MHz	
NPN ΔV_{BE} (V _{BE3} -V _{BE4} ;V _{BE5} -V _{BE6})	Vos	$I_c = 1 \text{ mA}$	_	±0.5	±3	mV	
		$I_c = 10 \ \mu A$	_	±0.5		mV	

THAT Corporation; 45 Sumner Street; Milford, MA 01757-1656; USA Tel: +1 508 478 9200; Fax: +1 508 478 0990; Web: www.thatcorp.com Copyright © 2007, THAT Corporation

Parameter	Symbol	Conditions	Min	Тур	Max	Units
NPN ΔI_B (I_{B3} - I_{B4} , I_{B5} - I_{B6})	I _{OS}	$I_c = 1 \text{ mA}$ $I_c = 10 \mu \text{A}$	—	±500 ±5	±1500	nA nA
NPN Collector-Base Leaka	ge Current I _{сво}	V _{CB} = 25 V	_	25	_	pА
NPN Bulk Resistance	r _{BE}	$V_{CB} = 0 \text{ V}, 10 \ \mu\text{A} < I_C < 10 \text{ mA}$	_	2	_	Ω
NPN Base Spreading Resis	stance r _{bb}	$V_{CB} = 10 \text{ V}, I_C = 1 \text{ mA}$	_	30	_	Ω
NPN Collector Saturation V	oltage V _{CE(SAT)}	$I_C = 1$ mA, $I_B = 100 \mu$ A	_	0.05		V
NPN Output Capacitance	Сов	V_{CB} = 10 V, I _E = 0 mA, 100 kHz		3		pF
NPN Collector-Collector Capacitance (Q3-Q4, Q5-Q6) C_{cc} V _{cc} = 0 V, 100 kHz				0.7		pF

PNP Electrical Characteristics ²						
Parameter	Symbol	Conditions	Min	Тур	Max	Units
PNP Current Gain	h _{fe}	$V_{CB} = 10 \text{ V}$				
		$I_{\rm C} = 1 \mathrm{mA}$	50	75	—	
		$I_c = 10 \ \mu A$		75	—	
PNP Current Gain Matching	Δh_{fe}	$V_{\text{CB}} = 10 \text{ V}, \text{ I}_{\text{C}} = 1 \text{ mA}$	—	5	—	%
PNP Noise Voltage Density	e _N	$V_{\text{CB}} = 10 \text{ V}, \text{ I}_{\text{C}} = 1 \text{ mA}, 1 \text{ kHz}$	—	0.75	—	nV√Hz
PNP Gain-Bandwidth Product	f⊤	$I_{\rm C}$ = 1 mA, $V_{\rm CB}$ = 10 V		325		MHz
$PNP\DeltaV_{BE}(V_{BE1}\text{-}V_{BE2};V_{BE7}\text{-}V_{BE8})$	Vos	$I_c = 1 \text{ mA}$	_	±0.5	±3	mV
		I _c = 10 μA	—	±0.5		mV
PNP ΔI _B (I _{B1} -I _{B2} ; I _{B7} -I _{B8})	los	$I_c = 1 \text{ mA}$	_	±700	±1800	nA
		I _c = 10 μA	—	±7		nA
PNP Collector-Base Leakage Co	urrent I _{CBO}	V _{CB} = 25 V	—	-25	—	рA
PNP Bulk Resistance	r _{BE}	$V_{CB} = 0 \text{ V}, \ 10\mu\text{A} < I_C < 10 \text{ mA}$	—	2		Ω
PNP Base Spreading Resistanc	e r _{bb}	$V_{CB} = 10 \text{ V}, I_C = 1 \text{ mA}$	_	25	_	Ω
PNP Collector Saturation Voltag	e V _{CE(SAT)}	$I_c = 1 \text{ mA}, I_B = 100 \mu\text{A}$	—	-0.05		V
PNP Output Capacitance	Сов	$V_{\scriptscriptstyle CB}=10~V,~I_{\scriptscriptstyle E}=0~mA,~100~kHz$		3		pF
PNP Collector-Collector Capacit	ance (Q1-Q2;	Q7-Q8)				
	C _{cc}	V _{cc} = 0 V, 100 kHz		0.6		pF

SPECIFICATIONS¹ (Cont'd)

1. All specifications are subject to change without notice.

2. Unless otherwise noted, $T_A = 25^{\circ}C$.




Figure 2. Die dimensions

Information furnished by THAT Corporation is believed to be accurate and reliable. However no responsibility is assumed by THAT Corporation for its use nor for any infringements of patents or other rights of third parties which may result from its use.

LIFE SUPPORT POLICY

THAT Corporation products are not designed for use in life support equipment where malfunction of such products can reasonably be expected to result in personal injury or death. The buyer uses or sells such products for life support application at the buyer's own risk and agrees to hold harmless THAT Corporation from all damages, claims, suits or expense resulting from such use.

CAUTION: THIS IS AN ESD (ELECTROSTATIC DISCHARGE) SENSITIVE DEVICE.

It can be damaged by the currents generated by electrostatic discharge. Static charge and therefore dangerous voltages can accumulate and discharge without detection causing a loss of function or performance to occur.

The transistors in this device are unprotected in order to maximize performance and flexibility. They are more sensitive to ESD damage than many other ICs which include protection devices at their inputs. Note that all of the pins (not just the "inputs") are susceptible.

Use ESD preventative measures when storing and handling this device. Unused devices should be stored in conductive packaging. Packaging should be discharged to the destination socket before the devices are removed. ESD damage can occur to these devices even after they are installed in a board-level assembly. Circuits should include specific and appropriate ESD protection.