Product Preview **Dual Band EDGE Compatible PA Controller**

The NCS5021 circuit is dedicated to RF Power amplifier control for GSM and DCS standards. It significantly reduces the number of external passive devices while giving the RF designer the capability to perfectly tune the control loop. This device is compatible with both constant and non-constant envelope modulations, which are used with GSM and GSM/EDGE.

Features

RAMP

CTRI

RF GSM 110

RF GND

RF DCS

- Integrated Two 50 Ω Matched RF Power Detectors
- Direct Supply from Battery Voltage
- Low Bandwidth Mode (EDGE)
- High Gain Integrator Requesting only One External Capacitor
- PA Control Buffer Compatible with Gate Controlled Amplifiers
- Generation of Pre-bias Level for PA at Start of Burst
- 12 Pins QFN 3 x 3

Typical Applications

- Global System for Mobile Communication (GSM/DCS)
- Personal Communication Network (PCN)

100 kHz

CMOS DETECTOR

ЧР

50 <u>Ω</u>

0 50Ω

BAND SELECT



ON Semiconductor®

http://onsemi.com



QFN3x3-12 (Top View)

ORDERING INFORMATION

Device	Package	Shipping
NCS5021MN	QFN3x3-12	Bulk/Railed/Tray
NCS5021MNR2	QFN3x3-12	Tape & Reel

Figure 1. Functional Block Diagram

CEXT

EDGE SELEC

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

75 m\

GND



6

250 k

ENABLE

Clam

Calibration

Timer

 V_{MIN}

PRESET





PIN DESCRIPTION

Pin	Name	Pin Description					
1	CEXT	Integrator's external capacitor: The external capacitor is determining the integrator's frequency response and has a direct impact over the loop stability and its transient response.					
2	BAND SELECT	GSM/DCS band selection: A logical "0" on this input pin select the GSM RF input and a logical "1" selects DCS RF input.					
3	EDGE SELECT	EDGE mode selection: When the EDGE pin is switched to a logical "1", the integrator's bandwidth is divided by a factor of one hundred. The control loop becomes too slow to compensate the amplitude modulation created by EDGE. This mode is not activated during power ramp-up and ramp-down to allow the control loop to fit into the GSM time and frequency masks.					
4	GND	Digital ground: To be connected to a digital ground.					
5	ENABLE	Shutdown mode: A zero on this input pin switches off the output buffer V _{APC} . Also the Integrator's CEXT capacitor is Reset (shot circuited) and all other functions are in low power mode. This input must be high typically 25 μ s before RAMP CONTROL raises. During this time the device is in calibration mode to cancel internal offset. Before each first burst, the device must be set from disable to enable in order to perform the calibration, excepted for a series of burst (GPRS).					
6	V _{APC}	Power Amplifier Control signal: This output pin controls the power amplifier. It remains at zero if ENABLE pin is low. When ENABLE pins high, V_{APC} rises to the voltage level on VMIN PRESET with a gain of 2 only if RAMP CTRL is over than 75 mV. Then it remains at VMIN PRESET level until RAMP CTRL goes over 100 mV, then the loop is closed and V_{APC} controls the PA power. So in order to protect the PA, the output buffer has a clamp at 2.8 V.					
7	VMIN PRESET	Output voltage minimum value: This analog input pin defines the V_{APC} minimum voltage. This level amplified by two should be slightly below the power amplifier amplification threshold. It helps the loop to quickly converge without overshoot when the output power begins to rise.					
8	V _{CC}	Power supply.					
9	RAMP CTRL	Power control loop reference voltage: Due to the output detector offset voltage fixed at 100 mV in GSM and DCS a voltage higher than 100 mV must be applied to raise V_{APC} . The ramp control voltage does not give a direct power value. It indicates the voltage, which should be present at the power detector output.					
10	RF GSM	GSM band: RF signal input: The RF signal may vary from 200 MHz to 2.5 GHz. The input power may reach +18 dBm. When no RF is applied, the internal output detector offset is fixed at 100 mV.					
11	RF GND	Ground Pin to be connected to the RF ground. So each internal 50 Ω required for matching is connected between RF input and this ground pin.					
12	RF DCS	DCS band : RF input signal: The RF signal may vary from 200 MHz to 2.5 GHz. The input power may reach +18 dBm. When no RF is applied, the internal output detector offset is fixed at 100 mV.					
MAXIMU							

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Maximum Input Power on RF Pins	P _{MAX}	23	dBm
Maximum Power Supply	V _{CCMAX}	5.5	V
Human Body Model (HBM) ESD Rating for RF GSM and RF DCS Pin. All Other Pins are (Note 4)	ESD HBM	1000 2000	V
Machine Model (MM) ESD Rating for RF GSM and RF DCS Pin. All Other Pins are (Note 5)	ESD MM	100 200	V
Operating Ambient Temperature	ТА	-30 to +85	°C
Storage Temperature	T _{stg}	-65 to +150	°C
Maximum Input DC Voltage on Pins	V _{IMAX}	V _{CC} + 0.3	V
Minimum Input DC Voltage on Pins	V _{IMIN}	-0.3	V
Maximum Current on Pin V _{APC}	IO _{MAX}	15	mA

1. Guaranteed by design.

2. Tested.

Guaranteed by design and characterized.
Human Body Model, 100 pF discharged through a 1.5 kΩ resistor following specification JESD22/A114.
Machine Model, 200 pF discharged through all pins following specification JESD22/A115.

ELECTRICAL CHARACTERISTICS Limits apply for TA between -30°C to +85°C (unless otherwise noted). Input Specifications

Pin	Rating	Symbol	Min	Тур	Max	Unit
8	Operating Power Supply (Note 6)	V _{CC}	2.9	-	4.8	V
8	Active Mode Current Consumption (Unloaded) (Note 6)	I _{CC}	-	4.7	7.0	mA
8	Power Down Current Consumption (Note 6)	I _{pdn}	-	0.1	1.0	μΑ
5	Wake Up Time (Notes 8 and 9)	W _{ut}	TBD	25	50	μs
10 12	Operating Frequency Range Max (Note 8)	F_in	200	I	2500	MHz
9	Operating Voltage Range on Ramp CTRL (Note 8)	V Ramp CTRL	-	-	1800	mV
7	Operating voltage range on VMIN PRESET. Below 100 mV with 0 V from integrator, the transfer function is not guaranteed linear but lower than the straight line defined by GOP. (Note 6)	V _{MIL}	0.1	-	0.8	V

Detector

Delec	loi								
10 12	Linear Detection Range (Note 8) With a ± 1.0 dB Linearity in Nominal Conditions at +25°C With a ± 2.0 dB Linearity at -30°C < T < +85°C	Range Linear	-20	-	018	dBm			
10 12	Not Linear Detection Range (Note 8)	Range Not Linear	-25		20	dBm			
10 12	Detector Sensitivity (Note 8) Fin = 2.0 GHz, R _{fin} = -15 dBm Fin = 800 MHz, R _{fin} = 20 dBm	Det_Sens	10		_ 1800	mV			
10 12	Input Impedance on RF GSM and RF DCS Pin	R_in		50	-	Ω			
10 12	Harmonic Return Loss by RF_IN up to 20 dBm @ 900 MHz (Note 8) H2 H3	H_Return		-38 -52	1 1	dBc			
10 12	Voltage Standing Wave Ratio @ 25°C (Note 8)	VSWR	Ì	I	2:1	-			
10 12	Internal Output Detector Delay to 90% Detected of RF Power Step (Note 7)	DD	-	100	300	ns			
Filter	Filter and Comparator								

Filter and Comparator

9	Ramp CTRL Threshold Offset Voltage to Close Loop @ 25°C and V_{CC} = 3.6 V (Note 8)	O Ramp CTRL	90	100	110	mV
9	Ramp CTRL Drifting Threshold Voltage versus V_{CC} and Temperature (Note 8)	D Ramp CTRL	Ì	Ì	5.0	mV
9	Smoothing Filter Corner Frequency @ 25°C (Note 7)	FCS	100	-	-	kHz
9	Smoothing Filter Attenuation @ 1.0 MHz @ 25°C (Note 7)	ATT	45	-	-	dB
9	Comparator Threshold to Switch on VMIN PRESET versus O Ramp CTRL. Due to hysteresis, add 5 mV for going up and remove 5 mV for going down (Note 6)	V THRD	50	70	90	mV
9	Comparator Hysteresis @ 25°C and 3.6 V (Note 8)	H THRD	-	10	-	mV

6. Tested.

Guaranteed by design.
Guaranteed by design and characterized.
Time necessary for internal calibration, see "t1" on Figure 20. Typical Timing Chart for GSM and EDGE Application.

ELECTRICAL CHARACTERISTICS Limits apply for TA between -30°C to +85°C (unless otherwise noted). **Integrator Section**

Pin	Rating	Symbol	Min	Тур	Max	Unit
-	DC Gain (Note 11)	GDC	55	70	_	dB
	Open Loop Band–Width from the Detector (RF GSM or RF DCS) to Output Buffer (V _{APC}) @ 25 °C and CEXT = 1 nF (Note 12) EDGE SELECT = 0 (not active) EDGE SELECT = 1 (active)	INT_BW		160 1.6		kHz
	Phase Margin (Note 12)	P_MARG	60	75		0
5 7	Step Level on V_{APC} when EDGE is Switch in Close Loop with RAMP CTRL constant in operating range. Typical Value @ V_{CC} = 3.6 V and 25°C (Note 11)	S EDGE	_	2.5	_	mV

Output Buffers and Logic Section

6	Buffer Available Output Current (Note 10) $V_{APC} = (V_{APC} \text{ unloaded } -100 \text{ mV})$ $V_{APC} = (V_{APC} \text{ unloaded } + 100 \text{ mV}))$ $V_{APC} = 50 \text{ mV}$	l _{out}	10 -1.0 -0.1		Ā	mA	
6	Output Buffers Voltage Clamp (Note 10)	V _{high}	2.65	2.8	3.0	V	
-	Simulate Bandwidth With Out the Integrator Through Close Loop Way (Detector, Comparator, Adder and Output Buffer) (Note 11)	BW	8.0	10	-	MHz	
7	From 0.1 to 0.8 Apply on VMIN PRESET and no voltage from Integrator. V_{APC} is equal at Two Times VMIN PRESET (Note 10)	GOP	-10		+10	%	
6	Ripple Rejection, (Ripple 0.2 Vp-p) @ 25°C in Close Loop. (Note 12) = 1.0 kHz EDGE = 0 = 10 kHz EDGE = 0 = 1.0 kHz EDGE = 1 = 10 kHz EDGE = 1	PSRR	60 58 50 35	70 68 60 45		dB	
2, 3, 5	Voltage Input Logic Low (Note 10)	VIL	-	-	0.3	V	
2, 3, 5	Voltage Input Logic High (Note 10)	V _{IH}	1.5	-	-	V	
2, 3	Current Input Logic (Note 11)	Lin	-	0.01	0.1	μΑ	
5	Pull down on ENABLE logic input to keep level low when the driver is in high impedance condition. (Note 12)	PDE	150	250	400	kΩ	
10. Tested. 11. Guaranteed by design. 12. Guaranteed by design and characterized.							

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS





DETAILED OPERATING DESCRIPTION

RF Power Detector

It performs the amplitude demodulation of applied RF input signal. Its dynamic range fully covers the different GSM power levels. The requested biasing signals are internally generated. The power detector is designed to fulfill the GSM 05.05 standard providing good peak power control over a 40 dB linear range. The 43 dB detection range allows the Figure 20 template to be respected during ramp-up and ramp down. The very low out-of-burst noise floor can be achieved by apply level from DAC lower than 75 mV to RAMP CTRL. The detector is designed to operate with a RF coupler providing a 18 dB attenuation in GSM mode and a 14 dB attenuation in DCS/PCS is recommended by Murata, for example. 8 bits DAC may be used as Reference signal generator. Nevertheless such low resolution DAC may result in a loss of accuracy at very low power levels (beginning of the ramp). The RF GSM and RF DCS inputs are both 50 Ω matched with DC coupling capacitor and provide a very good Voltage Standing Wave Radio (VSWR). Linearity detection versus frequency is there by excellent and could allow use of a frequency-correcting table. Nevertheless the coupler may a have coupling factor variation and downgraded the linearity.

Reference Signal Filter

If we consider a close loop operation and an infinite integrator gain, the reference voltage will be equal to the internal detector output voltage. So, knowing the transfer function characteristics (see Figure 8), it defines the PA output power. The reference signal varies during the burst to reach the requested Tx power, to stand at the nominal power level, and then return to the specified out-of-burst level. This signal is generated with a clocked DAC, whose steps have to be smoothed to minimize switching transients. The third order Bessel filter's transfer function is defined to comply with GSM requirements in terms of switching transients and time and frequency masks. A systematic offset has been created on REF input to ensure that the loop remains closed even at very low output power whatever the olf ASPER internal offset voltages.

Integrator

The integrator performs two different functions. Due to its very high gain, it minimizes the error signal resulting from detector's output and reference signal comparison, contributing to power control accuracy. Then, by the correct bandwidth setting, it guarantees the system stability and fits GSM time mask. Due to the system constraint, a fine frequency tuning is often requested. The NCS5021 circuit provides this flexibility by keeping the integrator capacitor external. To limit power consumption, the external capacitor charge and discharge current does not exceed 100 μ A (typical). The minimal external capacitor should not be lower than 47 pF to guarantee loop stability and should not exceed 4.7 nF.

Minimum Voltage Adder

The power amplifier control input needs to reach a certain threshold before the output power begins to rise. Due to the integrator's low bandwidth which has been chosen for stability reasons, an important delay may be present before the power begins to rise. Furthermore, some ringing may occur when the control loop switches from its inactive state, to normal, regulated state. An efficient way to solve these problems is to raise the PA control voltage to a V_{MIN} Preset voltage, very close to the emission threshold. V_{MIN} Preset signal is added to the integrator's output signal through the output buffer amplified by two.

Output Buffer

The output buffer is providing the current capability to drive the PA control input. With Enable pin low, V_{APC} remains low to make that sure RF power will not be supplied by the PA. So the device may be switched on typically by 25 µs before the burst to ramp–up, to allow the internal calibration sequence.

Power-down Mode

During the unused time slots in Time Division Multiple Access (TDMA) systems, the NCS5021 must be in low power mode by applying a zero logic level on pin ENABLE. This function saves power from battery and put PA in low power by supplying very low level to output buffer V_{APC} . Also when power–down mode is active, the external capacitor is discharged to initial conditions for next burst. This input must be high typically by 25 µs before Ramp Control goes high.

DEMO BOARD



DEMO BOARD



Figure 24. PCB Bottom View

PACKAGE DIMENSIONS

12 PIN, 3X3 QFN CASE 485N-01 **ISSUE O**



ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

For additional information, please contact your local Sales Representative