NBVSPA015 Series

3.3 V, LVDS Voltage-Controlled Clock Oscillator (VCXO) PureEdge™ Product Series

The NBVSPXXXX voltage−controlled crystal oscillator (VCXO) devices are designed to meet today's requirements for 3.3 V LVDS clock generation applications. These devices use a high Q fundamental mode crystal and Phase Locked Loop (PLL) multiplier to provide a wide range of frequencies from 60 MHz to 700 MHz (factory configurable per user specifications) with a pullable range of ±100 ppm and a frequency stability of ±50 ppm. The silicon−based PureEdge™ products design provides users with exceptional frequency stability and reliability. They produce an ultra low jitter and phase noise LVDS differential output.

The NBVSPXXXX series devices are a member of ON Semiconductor's PureEdge™ clock family that provides accurate and precision clock generation solutions.

Available in the industry standard 5.0 x 7.0 x 1.8 mm and in a new smaller 3.2 x 5.0 x 1.2 mm SMD (CLCC) package on 16 mm tape and reel in quantities of 1,000.

Features

- LVDS Differential Output
- Uses High Q Fundamental Mode Crystal
- Ultra Low Jitter and Phase Noise − 0.5 ps (12 kHz − 20 MHz)
- Factory Configurable Frequencies from 60 MHz to 700 MHz (see Standard Frequencies in the Ordering Information Table on page 6)
- Pullable Range Minimum of ±100 ppm
- Frequency Stability of ±50 ppm
- Control Voltage with Positive Slope
- Voltage Control Linearity of ±10%
- Hermetically Sealed Ceramic SMD Packages of size 5.0 x 7.0 x 1.8 mm and 3.2 x 5.0 x 1.2 mm
- Operating Range: 3.3 V ±10%
- These Devices are Pb−Free and are RoHS Compliant

Applications

- Networking
- SONET
- 10 Gigabit Ethernet
- Networking Base Stations
- Broadcasting

ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS

**6 PIN CLCC
LN SUFFIX
CASE 848AB**

```
NBVSPXXXX
XXX.XXXX
AWLYYWWG
```

**6 PIN CLCC
LU SUFFIX
CASE 848AC**

```
NBVSPXXXX
XXX.XXXX
AWLYYWWG
```

NBVSPXXXX	= NBVSPXXXX (±50 ppm)
XXX.XXXX	= Output Frequency (MHz)
A	= Assembly Location
WL	= Wafer Lot
YY	= Year
WW	= Work Week
G	= Pb−Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

NBVSPA015 Series


Figure 1. Simplified Logic Diagram

Figure 2. Pin Connections (Top View)

Table 1. PIN DESCRIPTION

Pin No.	Symbol	I/O	Description
1	V_C (Note 1)	Analog Input	Analog control voltage input pin that adjusts output oscillation frequency. $f_0 = V_C = 1.65$ V
2	OE	LVTTL/LVCMOS Control Input	Output Enable Pin. When left floating pin defaults to logic HIGH and output is active. See OE pin description Table 2.
3	GND	Power Supply	Ground at 0 V. Electrical and Case Ground.
4	CLK	LVDS Output	Non−Inverted Clock Output. Typically loaded with 100 Ω receiver termination resistor across differential pair.
5	$\overline{CLK}$	LVDS Output	Inverted Clock Output. Typically loaded with 100 Ω receiver termination resistor across differential pair.
6	V_{DD}	Power Supply	Positive Power Supply Voltage. Voltage should not exceed 3.3 V ±10%.

1. Control voltage has a positive slope with a typical linearity of ±10%; $V_C = 1.65$ V ± 1 V.

Table 2. OUTPUT ENABLE TRI−STATE FUNCTION

OE Pin	Output Pins
Open	Active
HIGH Level	Active
LOW Level	High Z

Table 3. ATTRIBUTES

Characteristic		Value
Input Default State Resistor		170 kΩ
ESD Protection	Human Body Model	2 kV
	Machine Model	200 V
Meets or Exceeds JEDEC Standard EIA/JESD78 IC Latchup Test		

2. For additional Moisture Sensitivity information, refer to Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V_{DD}	Positive Power Supply	GND = 0 V		4.6	V
V_{IN}	Control Input (V_C and OE)		$V_{IN} \leq V_{DD} + 200$ mV $V_{IN} \geq$ GND – 200 mV		V
I_{OSC}	Output Short Circuit Current CLK to $\overline{CLK}$ CLK or $\overline{CLK}$ to GND	Continuous Continuous		12 24	mA
T_A	Operating Temperature Range			–40 to +85	°C
T_{stg}	Storage Temperature Range			–55 to +120	°C
T_{sol}	Wave Solder	See Figure 4		260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 5. DC CHARACTERISTICS (V_{DD} = 3.3 V ±10%, GND = 0 V, T_A = –40°C to +85°C) (Note 3)

Symbol	Characteristic	Conditions	Min.	Typ.	Max.	Units
I_{DD}	Power Supply Current			75	100	mA
V_{IH}	OE and FSEL Input HIGH Voltage		2000		V_{DD}	mV
V_{IL}	OE and FSEL Input LOW Voltage		GND – 300		800	mV
I_{IH}	Input HIGH Current OE		–100		+100	μA
I_{IL}	Input LOW Current OE		–100		+100	μA
ΔV_{OD}	Change in Magnitude of V_{OD} for Complementary Output States	(Note 4)	0	1	25	mV
V_{OS}	Offset Voltage		1125		1375	mV
ΔV_{OS}	Change in Magnitude of V_{OS} for Complementary Output States	(Note 4)	0	1	25	mV
V_{OH}	Output HIGH Voltage			1425	1600	mV
V_{OL}	Output LOW Voltage		900	1075		mV
V_{OD}	Differential Output Voltage		250		450	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

3. Measurement taken with outputs terminated with 100 ohm across differential pair. See Figure 3.
4. Parameter guaranteed by design verification not tested in production.

Table 6. AC CHARACTERISTICS (V_{DD} = 3.3 ±10%, GND = 0 V, T_A = −40°C to +85°C) (Note 5)

Symbol	Characteristic	Conditions	Min.	Typ.	Max.	Units
f_{CLKOUT}	Output Clock Frequency	NBVSPA019		125.00		MHz
		NBVSPA027		148.50		
		NBVSPA018		155.52		
		NBVSPA017		156.25		
		NBVSPA024		160.00		
		NBVSPA015		200.00		
		NBVSPA042		74.25		
Δf	Frequency Stability − NBVSPAXXX	(Note 6)			±50	ppm
$t_{jit}(\phi)$	RMS Phase Jitter	12 kHz to 20 MHz		0.4	0.9	ps
t_{jitter}	Cycle to Cycle, RMS	1000 Cycles		3	8	ps
	Cycle to Cycle, Peak−to−Peak	1000 Cycles		15	30	ps
	Period, RMS	10,000 Cycles		2	4	ps
	Period, Peak−to−Peak	10,000 Cycles		10	20	ps
$t_{OE/OD}$	Output Enable/Disable Time				200	ns
F_P	Crystal Pullability (Note 7)	0 V ≤ V_C ≤ 3.3 V	±100			ppm
$V_{C(bw)}$	Control Voltage Bandwidth	−3 dB	20			KHz
t_{DUTY_CYCLE}	Output Clock Duty Cycle (Measured at Cross Point)		45	50	55	%
t_R	Output Rise Time (20% and 80%)			245	400	ps
t_F	Output Fall Time (80% and 20%)			245	400	ps
t_{start}	Start−up Time			1	5	ms
	Aging	1st Year			3	ppm
		Every Year After 1st			1	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
5. Measurement taken with outputs terminated with 100 ohm across differential pair. See Figure 3.
6. Parameter guarantees 10 years of aging. Includes initial stability at 25°C, shock, vibration and first year aging.
7. Gain transfer is positive with a rate of 130 ppm/V.

Table 7. PHASE NOISE PERFORMANCE FOR NBVSPXXXX

Parameter	Charac-teristic	Condition	74.25 MHZ	125.00 MHZ	148.50 MHZ	155.52 MHZ	156.25 MHZ	160.00 MHZ	200.00 MHZ	Units
ϕ_{NOISE}	Output Phase−Noise Performance	100 Hz of Carrier	−94	−90	−90	−90	−90	−90	−91	dBc/Hz
		1 kHz of Carrier	−122	−117	−116	−116	−116	−116	−117	dBc/Hz
		10 kHz of Carrier	−132	−128	−126	−126	−126	−126	−127	dBc/Hz
		100 kHz of Carrier	−132	−128	−126	−126	−126	−126	−127	dBc/Hz
		1 MHz of Carrier	−142	−136	−136	−134	−134	−135	−135	dBc/Hz
		10 MHz of Carrier	−160	−159	−159	−159	−159	−159	−159	dBc/Hz

Table 8. RELIABILITY COMPLIANCE

| Parameter	Standard	Method
Shock	Mechanical	MIL−STD−833, Method 2002, Condition B
Solderability	Mechanical	MIL−STD−833, Method 2003
Vibration	Mechanical	MIL−STD−833, Method 2007, Condition A
Solvent Resistance	Mechanical	MIL−STD−202, Method 215
Thermal Shock	Environment	MIL−STD−833, Method 1011, Condition A
Moisture Level Sensitivity	Environment	MSL1 260°C per IPC/JEDEC J−STD−020D

NBVSPAXXX

Figure 3. Typical Termination for Output Driver and Device Evaluation

Figure 4. Recommended Reflow Soldering Profile

Table 9. ORDERING INFORMATION

Device	Output Frequency (MHz)	Package	Shipping†
5.0 x 7.0 x 1.8 mm			
NBVSPA017LN1TAG	156.2500	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA018LN1TAG	155.5200	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA024LN1TAG	160.0000	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA015LN1TAG	200.0000	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA027LN1TAG	148.5000	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA019LN1TAG	125.0000	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA042LN1TAG	74.2500	CLCC−6, Pb−Free	1000 / Tape & Reel
3.2 x 5.0 x 1.2 mm			
NBVSPA017LU1TAG*	156.2500	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA018LU1TAG*	155.5200	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA024LU1TAG*	160.0000	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA015LU1TAG*	200.0000	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA027LU1TAG*	148.5000	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA019LU1TAG*	125.0000	CLCC−6, Pb−Free	1000 / Tape & Reel
NBVSPA042LU1TAG*	74.2500	CLCC−6, Pb−Free	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our tape and Reel Packaging Specification Brochure, BRD8011/D
*Consult factory for availability.

PACKAGE DIMENSIONS

6 PIN CLCC, 5x3.2, 1.27P
CASE 848AC−01
ISSUE O

PIN ONE REFERENCE

2X | 0.15 | C

2X | 0.15 | C

TOP VIEW

0.10 | C

METALLIZED ZONES

C **SEATING PLANE**

SIDE VIEW

6X **L**

6X **b**

⊕	0.10	C	A	B
	0.05	C		

BOTTOM VIEW

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.

DIM	MILLIMETERS	
	MIN	MAX
A	1.05	1.35
A1	0.35	0.65
A3	0.90 REF	
b	0.50	0.80
D	5.00 BSC	
D1	4.25	4.55
E	3.20 BSC	
E1	2.45	2.75
E2	2.90	3.20
e	1.27 BSC	
L	0.75	1.05

SOLDERING FOOTPRINT*

6X 0.74

6X 1.13

3.30

PACKAGE OUTLINE

1.27 PITCH

DIMENSION: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NBVSPA015 Series

PACKAGE DIMENSIONS

6 PIN CLCC, 7x5, 2.54P
CASE 848AB–01
ISSUE O

TOP VIEW

4X [⌒ | 0.15 | C]

TERMINAL 1
INDICATOR

SIDE VIEW

[∥ | 0.10 | C]

[C] SEATING PLANE

BOTTOM VIEW

[⊕ | 0.10 | C | A | B]
[| 0.05 | C] 6x b

6x L

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.

DIM	MILLIMETERS		
	MIN	NOM	MAX
A	1.70	1.80	1.90
A1	0.70 REF		
A2	0.36 REF		
A3	0.08	0.10	0.12
b	1.30	1.40	1.50
D	7.00 BSC		
D1	6.17	6.20	6.23
D2	6.66	6.81	6.96
D3	5.08 BSC		
E	5.00 BSC		
E1	4.37	4.40	4.43
E2	4.65	4.80	4.95
E3	3.49 BSC		
e	2.54 BSC		
L	1.17	1.27	1.37
R	0.70 REF		

SOLDERING FOOTPRINT*

6X 1.50

5.06

2.54 PITCH

6X 1.50

DIMENSION: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NBVSPA015/D