

PIC24HJXXXGPX06A/X08A/X10A Data Sheet

High-Performance, 16-Bit Microcontrollers

© 2009 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

MICROCHIP PIC24HJXXXGPX06A/X08A/X10A

High-Performance, 16-Bit Microcontrollers

Operating Range:

- Up to 40 MIPS operation (at 3.0-3.6V):
 - Industrial temperature range (-40°C to +85°C)
 - Extended temperature range (-40°C to +125°C)

High-Performance CPU:

- Modified Harvard architecture
- C compiler optimized instruction set
- 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 71 base instructions: mostly 1 word/1 cycle
- Sixteen 16-bit General Purpose Registers
- · Flexible and powerful Indirect Addressing modes
- Software stack
- 16 x 16 multiply operations
- 32/16 and 16/16 divide operations
- Up to ±16-bit data shifts

Direct Memory Access (DMA):

- 8-channel hardware DMA
- 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
 - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

Interrupt Controller:

- 5-cycle latency
- Up to 61 available interrupt sources
- · Up to five external interrupts
- · Seven programmable priority levels
- · Five processor exceptions

Digital I/O:

- Up to 85 programmable digital I/O pins
- Wake-up/Interrupt-on-Change on up to 24 pins
- · Output pins can drive from 3.0V to 3.6V
- · All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

On-Chip Flash and SRAM:

- · Flash program memory, up to 256 Kbytes
- Data SRAM, up to 16 Kbytes (includes 2 Kbytes of DMA RAM)

System Management:

- · Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated PLL
 - Extremely low jitter PLL
- · Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- · Watchdog Timer with its own RC oscillator
- · Fail-Safe Clock Monitor
- · Reset by multiple sources

Power Management:

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep and Doze modes with fast wake-up

Timers/Capture/Compare/PWM:

- Timer/Counters, up to nine 16-bit timers:
 - Can pair up to make four 32-bit timers
 - One timer runs as Real-Time Clock with external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to eight channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to eight channels):
- Single or Dual 16-Bit Compare mode
- 16-bit Glitchless PWM mode

Communication Modules:

- 3-wire SPI (up to two modules):
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C[™] (up to two modules):
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- UART (up to two modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - $\ensuremath{\text{IrDA}}\xspace^{\ensuremath{\mathbb{R}}}$ encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
- Enhanced CAN (ECAN[™] module) 2.0B active (up to two modules):
 - Up to eight transmit and up to 32 receive buffers
 - 16 receive filters and 3 masks
 - Loopback, Listen Only and Listen All Messages modes for diagnostics and bus monitoring
 - Wake-up on CAN message
 - Automatic processing of Remote Transmission Requests
 - FIFO mode using DMA
 - DeviceNet[™] addressing support

Analog-to-Digital Converters:

- Up to two Analog-to-Digital Converter (ADC) modules in a device
- 10-bit, 1.1 Msps or 12-bit, 500 ksps conversion:
 Two, four, or eight simultaneous samples
 - Up to 32 input channels with auto-scanning
 - Conversion start can be manual or synchronized with one of four trigger sources
 - Conversion possible in Sleep mode
 - ±1 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

CMOS Flash Technology:

- Low-power, high-speed Flash technology
- · Fully static design
- 3.3V (±10%) operating voltage
- · Industrial and extended temperature
- Low-power consumption

Packaging:

- 100-pin TQFP (14x14x1 mm and 12x12x1 mm)
- 64-pin TQFP (10x10x1 mm)
- 64-pin QFN (9x9x0.9 mm)

Note: See the device variant tables for exact peripheral features per device.

PIC24H PRODUCT FAMILIES

The PIC24H Family of devices is ideal for a wide variety of 16-bit MCU embedded applications. The device names, pin counts, memory sizes and peripheral availability of each device are listed below, followed by their pinout diagrams.


PIC24H Family Controllers

Device	Pins	Program Flash Memory (KB)	RAM ⁽¹⁾ (KB)	DMA Channels	Timer 16-bit	Input Capture	Output Compare Std. PWM	Codec Interface	ADC	UART	IdS	I²C™	CAN	I/O Pins (Max) ⁽²⁾	Packages
PIC24HJ64GP206A	64	64	8	8	9	8	8	0	1 ADC, 18 ch	2	2	1	0	53	PT, MR
PIC24HJ64GP210A	100	64	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ64GP506A	64	64	8	8	9	8	8	0	1 ADC, 18 ch	2	2	2	1	53	PT, MR
PIC24HJ64GP510A	100	64	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	1	85	PF, PT
PIC24HJ128GP206A	64	128	8	8	9	8	8	0	1 ADC, 18 ch	2	2	2	0	53	PT, MR
PIC24HJ128GP210A	100	128	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ128GP506A	64	128	8	8	9	8	8	0	1 ADC, 18 ch	2	2	2	1	53	PT, MR
PIC24HJ128GP510A	100	128	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	1	85	PF, PT
PIC24HJ128GP306A	64	128	16	8	9	8	8	0	1 ADC, 18 ch	2	2	2	0	53	PT, MR
PIC24HJ128GP310A	100	128	16	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ256GP206A	64	256	16	8	9	8	8	0	1 ADC, 18 ch	2	2	2	0	53	PT, MR
PIC24HJ256GP210A	100	256	16	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ256GP610A	100	256	16	8	9	8	8	0	2 ADC, 32 ch	2	2	2	2	85	PF, PT


Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.

2: Maximum I/O pin count includes pins shared by the peripheral functions.


Pin Diagrams




Pin Diagrams (Continued)




© 2009 Microchip Technology Inc.





Pin Diagrams (Continued)




© 2009 Microchip Technology Inc.












Table of Contents

PIC2	4H Product Families	3
1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	19
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	59
6.0	Reset	65
7.0	Interrupt Controller	71
8.0	Direct Memory Access (DMA)	115
9.0	Oscillator Configuration	125
10.0	Power-Saving Features	135
11.0	I/O Ports	143
12.0	Timer1	145
13.0	Timer2/3, Timer4/5, Timer6/7 and Timer8/9	147
14.0	Input Capture	153
15.0	Output Compare	155
16.0	Serial Peripheral Interface (SPI)	159
17.0	Inter-Integrated Circuit™ (I ² C™)	165
18.0		
19.0	Enhanced CAN (ECAN™) Module	179
20.0	10-Bit/12-Bit Analog-to-Digital Converter (ADC)	
21.0	Special Features	217
22.0	Instruction Set Summary	225
23.0	Development Support	233
24.0	Electrical Characteristics	237
25.0	Packaging Information	273
	ndix A: Migrating from PIC24HJXXXGPX06/X08/X10 Devices to PIC24HJXXXGPX06A/X08A/X10A Devices	
Appe	ndix B: Revision History	284
Index	٢	285
The I	Vicrochip Web Site	289
Custo	omer Change Notification Service	289
Custo	omer Support	289
Read	ler Response	290
Produ	uct Identification System	291

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the *"PIC24H Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).

This document contains device specific information for the following devices:

- PIC24HJ64GP206A
- PIC24HJ64GP210A
- PIC24HJ64GP506A
- PIC24HJ64GP510A
- PIC24HJ128GP206A
- PIC24HJ128GP210A
- PIC24HJ128GP506A
- PIC24HJ128GP510A
- PIC24HJ128GP306A
- PIC24HJ128GP310A
- PIC24HJ256GP206A
- PIC24HJ256GP210A
- PIC24HJ256GP610A


The PIC24HJXXXGPX06A/X08A/X10A device family includes devices with different pin counts (64 and 100 pins), different program memory sizes (64 Kbytes, 128 Kbytes and 256 Kbytes) and different RAM sizes (8 Kbytes and 16 Kbytes).

This makes these families suitable for a wide variety of high-performance digital signal control applications. The devices are pin compatible with the dsPIC33F family of devices, and also share a very high degree of compatibility with the dsPIC30F family devices. This allows easy migration between device families as may be necessitated by the specific functionality, computational resource and system cost requirements of the application.

The PIC24HJXXXGPX06A/X08A/X10A device family employs a powerful 16-bit architecture, ideal for applications that rely on high-speed, repetitive computations, as well as control.

The 17 x 17 multiplier, hardware support for division operations, multi-bit data shifter, a large array of 16-bit working registers and a wide variety of data addressing modes. together provide the PIC24HJXXXGPX06A/X08A/X10A Central Processing Unit (CPU) with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a powerful array of peripherals, renders the PIC24HJXXXGPX06A/X08A/X10A devices suitable for control applications. Further, Direct Memory Access (DMA) enables overhead-free transfer of data between several peripherals and a dedicated DMA RAM. Reliable, field programmable Flash program memory ensures scalability of applications that use PIC24HJXXXGPX06A/X08A/X10A devices.

Figure 1-1 shows a general block diagram of the various core and peripheral modules in the PIC24HJXXXGPX06A/X08A/X10A family of devices, while Table 1-1 lists the functions of the various pins shown in the pinout diagrams.



Pin Name	Pin Type	Buffer Type	Description
AN0-AN31	1	Analog	Analog input channels.
AVDD	Р	P	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	Ground reference for analog modules.
CLKI CLKO	I O	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
CN0-CN23	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
C1RX C1TX C2RX C2TX	 0 0	ST — ST —	ECAN1 bus receive pin. ECAN1 bus transmit pin. ECAN2 bus receive pin. ECAN2 bus transmit pin.
PGED1 PGEC1 PGED2 PGEC2 PGED3 PGEC3	I/O I I/O I I/O I	ST ST ST ST ST ST	Data I/O pin for programming/debugging communication channel 1. Clock input pin for programming/debugging communication channel 1. Data I/O pin for programming/debugging communication channel 2. Clock input pin for programming/debugging communication channel 2. Data I/O pin for programming/debugging communication channel 3. Clock input pin for programming/debugging communication channel 3.
IC1-IC8	I	ST	Capture inputs 1 through 8.
INTO INT1 INT2 INT3 INT4		ST ST ST ST ST	External interrupt 0. External interrupt 1. External interrupt 2. External interrupt 3. External interrupt 4.
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OCFA OCFB OC1-OC8	 0	ST ST —	Compare Fault A input (for Compare Channels 1, 2, 3 and 4). Compare Fault B input (for Compare Channels 5, 6, 7 and 8). Compare outputs 1 through 8.
OSC1 OSC2	I I/O	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
RA0-RA7 RA9-RA10 RA12-RA15	I/O I/O I/O	ST ST ST	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.
RC1-RC4 RC12-RC15	I/O I/O	ST ST	PORTC is a bidirectional I/O port.
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.
RE0-RE7	I/O	ST	PORTE is a bidirectional I/O port.
RF0-RF8 RF12-RF13	I/O	ST	PORTF is a bidirectional I/O port.
RG0-RG3 RG6-RG9 RG12-RG15	1/0 1/0 1/0	ST ST ST	PORTG is a bidirectional I/O port.

TABLE 1-1:	PINOUT I/O DESCRIPTIONS
------------	--------------------------------

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input P = Power O = Output I = Input

TABLE 1-1:												
Pin Name	Pin Type	Buffer Type	Description									
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.									
SDI1	I	ST	SPI1 data in.									
SDO1	0	_	SPI1 data out.									
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.									
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.									
SDI2	I	ST	SPI2 data in.									
SDO2	0	_	SPI2 data out.									
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.									
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.									
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.									
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.									
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.									
SOSCI	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.									
SOSCO	0	_	32.768 kHz low-power oscillator crystal output.									
TMS	I	ST	JTAG Test mode select pin.									
ТСК	I	ST	JTAG test clock input pin.									
TDI	I	ST	JTAG test data input pin.									
TDO	0	—	JTAG test data output pin.									
T1CK	I	ST	Timer1 external clock input.									
T2CK	I	ST	Timer2 external clock input.									
T3CK	I	ST	Timer3 external clock input.									
T4CK	I	ST	Timer4 external clock input.									
T5CK	I	ST	Timer5 external clock input.									
T6CK	I	ST	Timer6 external clock input.									
T7CK	I	ST	Timer7 external clock input.									
T8CK	I	ST	Timer8 external clock input.									
T9CK	I	ST	Timer9 external clock input.									
U1CTS	I	ST	UART1 clear to send.									
U1RTS	0	—	UART1 ready to send.									
U1RX	I	ST	UART1 receive.									
U1TX	0	—	UART1 transmit.									
U2CTS	I	ST	UART2 clear to send.									
U2RTS	0	—	UART2 ready to send.									
U2RX	I	ST	UART2 receive.									
U2TX	0	—	UART2 transmit.									
Vdd	Р		Positive supply for peripheral logic and I/O pins.									
VCAP/VDDCORE	Р	—	CPU logic filter capacitor connection.									
Vss	Р		Ground reference for logic and I/O pins.									
VREF+	I	Analog	Analog voltage reference (high) input.									
VREF-	I	Analog	Analog voltage reference (low) input.									
Legend: CMO	c = c M c		$\Delta nalog = \Delta nalog input P = Power$									

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input O = Output P = Power I = Input

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, which is available from the Microchip website (www.microchip.com).

2.1 Basic Connection Requirements

Getting started with the PIC24HJXXXGPX06A/X08A/X10A family of 16-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
 - (see Section 2.2 "Decoupling Capacitors")
- VCAP/VDDCORE (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note:	The	AVdd	and	AVss	pins	mus	st be
	conn	ected	indep	endent	of	the	ADC
	volta	ge refe	rence	source.			


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including MCUs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 24.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 21.2** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin


The $\overline{\text{MCLR}}$ pin provides for two specific device functions:


- Device Reset
- · Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





Note 1: $R \le 10 \ k\Omega$ is recommended. A suggested starting value is $10 \ k\Omega$. Ensure that the MCLR pin VIH and VIL specifications are met.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB ICD 3 or MPLAB REAL ICE[™].


For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.

- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" DS51331
- *"Using MPLAB[®] ICD 2"* (poster) DS51265
- "MPLAB[®] ICD 2 Design Advisory" DS51566
- "Using MPLAB[®] ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- *"Using MPLAB[®] REAL ICE™"* (poster) DS51749


2.6 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.



SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < F_{IN} < 8 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3, or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor to Vss on unused pins and drive the output to logic low.

3.0 CPU

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 2. "CPU" (DS70245), which is available from the Microchip website (www.microchip.com).

The PIC24HJXXXGPX06A/X08A/X10A CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24HJXXXGPX06A/X08A/X10A devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The PIC24HJXXXGPX06A/X08A/X10A instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the PIC24HJXXXGPX06A/X08A/X10A is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the PIC24HJXXXGPX06A/X08A/X10A is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.


The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.


3.2 Special MCU Features

The PIC24HJXXXGPX06A/X08A/X10A features a 17-bit by 17-bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible.

The PIC24HJXXXGPX06A/X08A/X10A supports 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.





3.3 CPU Control Registers

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0						
_	_	—	_	_	_	_	DC						
bit 15							bit 8						
R/W-0 ⁽¹⁾	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0						
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С						
bit 7							bit (
Legend:													
C = Clear only	bit	R = Readable	bit	U = Unimpler	nented bit, read	as '0'							
S = Set only bit	t	W = Writable	bit	-n = Value at	POR								
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown								
bit 15-9	Unimplemen	ted: Read as ')'										
bit 8	DC: MCU AL	U Half Carry/Bo	prrow bit										
	1 = A carry-o	out from the 4th	low-order bit	(for byte sized c	lata) or 8th low-o	order bit (for wo	ord sized data						
		sult occurred	4	h:t (f ht	ad data) an Oth								
	 No carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word data) of the result occurred 												
bit 7-5	IPL<2:0>: CF	PU Interrupt Prie	ority Level St	atus bits ⁽²⁾									
	111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled												
	110 = CPU Interrupt Priority Level is 6 (14)												
	101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12)												
	011 = CPU Interrupt Priority Level is 3 (11)												
		nterrupt Priority											
		nterrupt Priority Interrupt Priority											
bit 4		Loop Active bit)									
	1 = REPEAT	oop in progress	;										
bit 3	N: MCU ALU												
	1 = Result wa	-	(zero or pos	sitive)									
bit 2		U Overflow bit	V F	/									
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude which												
	causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)												
	1 = Overflow 0 = No overflo		gned arithme	tic (in this arithn	netic operation)								
bit 1	Z: MCU ALU												
			ts the Z bit h	as set it at som	e time in the pa	st							
	 1 = An operation which affects the Z bit has set it at some time in the past 0 = The most recent operation which affects the Z bit has cleared it (i.e., a non-zero result) C: MCU ALU Carry/Borrow bit 												
bit 0													
				bit (MSb) of the it bit of the resul	result occurred								
					RCON<3>) to fo								
IPL	.<3> = 1.				3> = 1. User ir	nterrupts are d	lisabled whei						
2. The	- iPi <2·0> Sta	tus bits are rea	d only when	NSTDIS = 1 (IN	LICON1<15>)								

2: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

REGISTER 3-2. CORCON. CORE CONTROL REGISTER	REGISTER 3-2:	CORCON: CORE CONTROL REGISTER
---	---------------	-------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—	—	—	—	—	—				
bit 15							bit 8				
U-0	U-0	U-0 U-0		R/C-0	R/W-0	U-0	U-0				
_	—	—	_	IPL3 ⁽¹⁾	PSV	—	—				
bit 7											
Legend:		C = Clear only	C = Clear only bit								
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set					
0' = Bit is clea	red	ʻx = Bit is unki	nown U = Unimplemented bit, read as '0'								
bit 15-4	Unimplemen	ted: Read as '	0′								
bit 3	IPL3: CPU In	terrupt Priority	Level Status b	bit 3 ⁽¹⁾							
	1 = CPU inter	rupt priority lev	el is greater t	han 7							
	0 = CPU inter	rupt priority lev	el is 7 or less								
bit 2	PSV: Program	n Space Visibili	ty in Data Spa	ace Enable bit							
	1 = Program	space visible in	data space								
	0 = Program	space not visibl	le in data spa	ce							

bit 1-0 Unimplemented: Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.4 Arithmetic Logic Unit (ALU)

The PIC24HJXXXGPX06A/X08A/X10A ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR register. The C and DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The PIC24HJXXXGPX06A/X08A/X10A CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.4.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.4.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.4.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 3. "Data Memory" (DS70237), which is available from the Microchip website (www.microchip.com).

The PIC24HJXXXGPX06A/X08A/X10A architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the PIC24HJXXXGPX06A/X08A/X10A devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 4.4 "Interfacing Program and Data Memory Spaces**".

User access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24HJXXXGPX06A/X08A/ X10A family of devices are shown in Figure 4-1.

	PIC24HJ64XXXXXA	PIC24HJ128XXXXXA	PIC24HJ256XXXXXA	
T	GOTO Instruction	GOTO Instruction	GOTO Instruction	0x000000
	Reset Address	 Reset Address	 Reset Address	- 0x000002 - 0x000004
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table	0x0000FE
	Reserved	 Reserved	 Reserved	0x000100
	Alternate Vector Table	 Alternate Vector Table	 Alternate Vector Table	0x000104 0x0001FE
User Memory Space	User Program Flash Memory (22K instructions)	 User Program Flash Memory (44K instructions)	 User Program Flash Memory (88K instructions)	0x000200 0x00ABFE 0x00AC00 0x0157FE
Ň			 	0x015800
User	Unimplemented (Read 'o's)	 Unimplemented (Read ʻ0's)	 Unimplemented (Read '0's)	0x02ABFE 0x02AC00 - 0x7FFFFE 0x800000
∎ ary Space	Reserved	 Reserved	 Reserved	0xF7FFFE
Smo	Device Configuration Registers	Device Configuration Registers	Device Configuration Registers	0xF80000
Configuration Memory Space	Reserved	 Reserved	 Reserved	0xF80017 0xF80010
	DEVID (2)	 DEVID (2)	 DEVID (2)	0xFEFFFE 0xFF0000 0xFFFFFE

FIGURE 4-1: PROGRAM MEMORY MAP FOR PIC24HJXXXGPX06A/X08A/X10A FAMILY DEVICES

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 INTERRUPT AND TRAP VECTORS

All PIC24HJXXXGPX06A/X08A/X10A devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

PIC24HJXXXGPX06A/X08A/X10A devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The PIC24HJXXXGPX06A/X08A/X10A CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. Data memory maps of devices with different RAM sizes are shown in Figure 4-3 and Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.4.3 "Reading Data from Program Memory Using Program Space Visibility").

PIC24HJXXXGPX06A/X08A/X10A devices implement up to 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of each word have even addresses, while the Most Significant Bytes have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the PIC24HJXXXGPX06A/X08A/X10A instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the Least Significant bit (LSb) of any EA to determine which byte to select. The selected byte is placed onto the Least Significant Byte (LSB) of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte (MSB) is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the Most Significant Byte of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the PIC24HJXXXGPX06A/X08A/X10A core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 4-1 through Table 4-33.

Note: The actual set of peripheral features and interrupts varies by the device. Please refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.





FIGURE 4-3: DATA MEMORY MAP FOR PIC24HJXXXGPX06A/X08A/X10A DEVICES WITH 8 KBS



4.2.5 DMA RAM

Every PIC24HJXXXGPX06A/X08A/X10A device contains 2 Kbytes of dual ported DMA RAM located at the end of data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

© 2009 Microchip Technology Inc.

SFR Name	1: C SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000				l				Working Re	aistor 0								0000
WREG1	0000								Working Re	•								0000
WREG2	0002								Working Re	•								0000
WREG3	0004								Working Re	•								0000
WREG4	0008		Working Register 4											0000				
WREG5	0000 000A		Working Register 5											0000				
WREG6	000A		Working Register 6											0000				
WREG7	000E		Working Register 7											0000				
WREG8	0010		Working Register 8											0000				
WREG9	0012		Working Register 9											0000				
WREG10	0012		Working Register 9											0000				
WREG11	0016		Working Register 10											0000				
WREG12	0018		Working Register 12										0000					
WREG13	001A								Working Re	, ,								0000
WREG14	001C								Working Re									0000
WREG15	001E								Working Re	gister 15								0800
SPLIM	0020							Sta	ck Pointer Li	- mit Register	r							xxxx
PCL	002E							Program	n Counter Lo	w Word Reg	gister							0000
PCH	0030		—	_	—	—	_	_	—			Progra	m Counter	High Byte F	Register			0000
TBLPAG	0032	_	_	_			_	_	_			Table I	Page Addre	ss Pointer F	Register			0000
PSVPAG	0034	-	—	_	_	-	_	_	_		Progr	am Memory	/ Visibility P	age Addres	s Pointer Re	egister		0000
RCOUNT	0036							Repe	eat Loop Cou	inter Regist	er							xxxx
SR	0042	_	_	_	_	_	_	—	DC		IPL<2:0>		RA	Ν	OV	Z	С	0000
CORCON	0044	_	_	_	_	_	_	_	_	_	_	_	_	IPL3	PSV	_	_	0000
DISICNT	0052	_	_						Disable	e Interrupts	Counter F	egister						xxxx
BSRAM	0750		_	—	_	—	—	—		—			—		IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752		—	—	—	—	-	—	-	—	—	—	—	—	IW_SSR	IR_SSR	RL_SSR	0000

TABLE 4-1: CPU CORE REGISTERS MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJXXXGPX10A DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—	—	—	—	_	_	—	_	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	_	_	_	_	_	_	_	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJXXXGPX08A DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	_	_	_	_	_	_	_	_	_	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	_	_	_	_	_	_	_	_	_	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJXXXGPX06A DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_		_	_	_	_	_	_	_	_	CN21IE	CN20IE	_	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	_	—	—	_	_	_	_			CN21PUE	CN20PUE	—	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
INTCON1	0800	NSTDIS	—	—	—	—	—	—	—	-	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	
INTCON2	0082	ALTIVT	DISI	_	_	—	—	—	_	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	IN
IFS0	0084	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	11
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF		MI2C1IF	SI
IFS2	0088	T6IF	DMA4IF	_	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SI
IFS3	008A	_	_	DMA5IF	—	—	_	_	C2IF	C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	
IFS4	008C	_	_	_	—	—	_	_	—	C2TXIF	C1TXIF	DMA7IF	DMA6IF	_	U2EIF	U1EIF	
IEC0	0094	—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	11
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE	_	MI2C1IE	SI
IEC2	0098	T6IE	DMA4IE	—	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SI
IEC3	009A	—	—	DMA5IE	—	—	—	—	C2IE	C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	
IEC4	009C	—	—	—	—	—	—	—	—	C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	
IPC0	00A4	—		T1IP<2:0>	>	—		OC1IP<2:()>	_		IC1IP<2:0>		—	11	NT0IP<2:0>	,
IPC1	00A6	—		T2IP<2:0>	`	—		OC2IP<2:()>	_		IC2IP<2:0>		—	DI	MA0IP<2:0	>
IPC2	00A8	—	ι	J1RXIP<2:	0>	—		SPI1IP<2:()>	_		SPI1EIP<2:0	>	—		T3IP<2:0>	
IPC3	00AA	—	—		_	—	C	MA1IP<2	:0>	_		AD1IP<2:0	>	—	U	1TXIP<2:0	>
IPC4	00AC	—		CNIP<2:0	>	—	—	—	—	_		MI2C1IP<2:0)>	—	SI	2C1IP<2:0	>
IPC5	00AE	—		IC8IP<2:02	>	—		IC7IP<2:0	>	_		AD2IP<2:0	>	—	11	NT1IP<2:0>	•
IPC6	00B0	—		T4IP<2:0>	`	—		OC4IP<2:()>	_		OC3IP<2:03	>	—	DI	MA2IP<2:0	>
IPC7	00B2	—	ι	J2TXIP<2:()>	—	ι	J2RXIP<2:	0>	_		INT2IP<2:0	>	—		T5IP<2:0>	
IPC8	00B4	_		C1IP<2:0>	>	_	0	C1RXIP<2:	0>	_		SPI2IP<2:0	>	_	SI	PI2EIP<2:0	>
IPC9	00B6	—		IC5IP<2:03	>	—		IC4IP<2:0	>	_		IC3IP<2:0>		—	DI	MA3IP<2:0	>
IPC10	00B8	_		OC7IP<2:0	>	_		OC6IP<2:0)>	_		OC5IP<2:03	>	_		C6IP<2:0>	
IPC11	00BA	_		T6IP<2:0>	>	_	C)MA4IP<2:	:0>	_		-	—	—	C	0C8IP<2:0>	
IPC12	00BC	_		T8IP<2:0>	>	_	N	112C2IP<2	:0>	—		SI2C2IP<2:0	>	_		T7IP<2:0>	
IPC13	00BE	_	C	C2RXIP<2:	0>	—		INT4IP<2:0)>	_		INT3IP<2:0	>	—		T9IP<2:0>	
IPC14	00C0	_	_	_	_	—	_	_	—	_	_	_	_	_	(C2IP<2:0>	

U2EIP<2:0>

C1TXIP<2:0>

ILR<3:0>

DMA5IP<2:0>

U1EIP<2:0>

DMA7IP<2:0>

_

_

_

_

PIC24HJXXXGPX06A/X08A/X10A

All

Resets

0000

0000

0000

0000

0000

0000

0000

0000

0000

0000

0000

0000

4444

4444

4444

0444

4044

4444

4444

4444

4444

4444

4444

4404

4444

4444

0004

0040

0440

4444

0000

_

_

_

_

DMA6IP<2:0>

_

_

_

_

_

VECNUM<6:0>

Bit 0

_

INT0EP

INT0IF

SI2C1IF

SPI2EIF

T7IF

_

INT0IE

SI2C1IE

SPI2EIE

T7IE

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

00C2

00C4

00C6

00E0

_

_

_

_

_

_

_

_

_

C2TXIP<2:0>

_

_

_

_

IPC15

IPC16

IPC17

INTTREG

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

_

_

TABLE	4-6:	TIME	R REG	ISTER N	IAP													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								xxxx
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	—	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								xxxx
TMR3HLD	0108						Tin	ner3 Holding	Register (fo	r 32-bit time	operations o	only)						xxxx
TMR3	010A								Timer3	Register								xxxx
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	_	TCS	_	0000
TMR4	0114								Timer4	Register								xxxx
TMR5HLD	0116							Timer5 Hold	ing Register	(for 32-bit op	perations only	y)						xxxx
TMR5	0118								Timer5	Register								xxxx
PR4	011A								Period F	Register 4								FFFF
PR5	011C								Period F	Register 5								FFFF
T4CON	011E	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T5CON	0120	TON	—	TSIDL	—	—	—	_	—	—	TGATE	TCKP	S<1:0>	—	—	TCS		0000
TMR6	0122								Timer6	Register								xxxx
TMR7HLD	0124							Timer7 Hold	ing Register	(for 32-bit op	perations only	y)						xxxx
TMR7	0126								Timer7	Register								xxxx
PR6	0128								Period F	Register 6								FFFF
PR7	012A								Period F	Register 7								FFFF
T6CON	012C	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T7CON	012E	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	_	TCS	_	0000
TMR8	0130								Timer8	Register								xxxx
TMR9HLD	0132							Timer9 Hold	ing Register	(for 32-bit op	perations only	y)						xxxx
TMR9	0134								Timer9	Register								xxxx
PR8	0136									Register 8								FFFF
PR9	0138									Register 9								FFFF
T8CON	013A	TON	—	TSIDL	—	—	—	_	—	_	TGATE	TCKP	S<1:0>	T32	_	TCS	—	0000
T9CON	013C	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	—	_	TCS	_	0000
Legend:	x = U	inknown va	lue on Res	et, — = unir	nplemented	, read as '0	'. Reset val	ues are sho	wn in hexad	decimal for	PinHigh dev	ices.						

IADLE 4	-/. I	NPUT	SAFIU		JUSIER														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
IC1BUF	0140								Input 1 Ca	apture Regis	ter							xxxx	
IC1CON	0142	—	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000	
IC2BUF	0144								Input 2 Ca	apture Regis	ter							xxxx	
IC2CON	0146	—	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000	
IC3BUF	0148																		
IC3CON	014A	—	_	ICSIDL	—	_	_	_	- ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> Input 4 Capture Register										
IC4BUF	014C								Input 4 Ca	apture Regis	ter							xxxx	
IC4CON	014E	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000	
IC5BUF	0150								Input 5 Ca	apture Regis	ter							xxxx	
IC5CON	0152	—	—	ICSIDL	—	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000	
IC6BUF	0154								Input 6 Ca	apture Regis	ter							xxxx	
IC6CON	0156	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000	
IC7BUF	0158								Input 7 Ca	apture Regis	ter							xxxx	
IC7CON	015A	—	-	ICSIDL	—	_	_	_											
IC8BUF	015C								Input 8 Capture Register										
IC8CON	015E	—	-	ICSIDL	—	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000	
Logond			Don Booot	- unimpl	amontod r	and an 'o'	Boost valu	ion are abo	wh in boyo	decimal for	Din Ligh do	viene							

TABLE 4-7: INPUT CAPTURE REGISTER MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Out	put Compar	e 1 Second	ary Register							xxxx
OC1R	0182								Output Co	ompare 1 Re	egister							xxxx
OC1CON	0184	—	_	OCSIDL	_	_	_	_	_	_	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186							Out	put Compar	e 2 Second	ary Register							xxxx
OC2R	0188								Output Co	ompare 2 Re	egister							xxxx
OC2CON	018A	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Out	put Compar	e 3 Second	ary Register							xxxx
OC3R	018E								Output Co	ompare 3 Re	egister							xxxx
OC3CON	0190	_	—	OCSIDL		—		—			—		OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192							Out	put Compar	e 4 Second	ary Register							xxxx
OC4R	0194								Output Co	ompare 4 Re	egister							xxxx
OC4CON	0196		—	OCSIDL		—		—			—		OCFLT	OCTSEL		OCM<2:0>		0000
OC5RS	0198							Out	put Compar	e 5 Seconda	ary Register							xxxx
OC5R	019A								Output Co	ompare 5 Re	egister							xxxx
OC5CON	019C	—	—	OCSIDL	—	—	_	—	—	—	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC6RS	019E							Out	put Compar	e 6 Second	ary Register							xxxx
OC6R	01A0								Output Co	ompare 6 Re	egister							xxxx
OC6CON	01A2	—	—	OCSIDL	—	—	_	—	—	—	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC7RS	01A4							Out	put Compar	e 7 Second	ary Register							xxxx
OC7R	01A6								Output Co	ompare 7 Re	egister							xxxx
OC7CON	01A8	_	_	OCSIDL	—	_	—	—	—	-	_		OCFLT	OCTSEL		OCM<2:0>		0000
OC8RS	01AA							Out	put Compar	e 8 Second	ary Register							xxxx
OC8R	01AC								Output Co	ompare 8 Re	egister							xxxx
OC8CON	01AE	_	—	OCSIDL	_	—	_	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-9: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
I2C1RCV	0200	_	_	_	_	_	-	_	_				Receive	Register				0000	
I2C1TRN	0202	_	_	_	_	_	_	Transmit Register											
I2C1BRG	0204	_	_	_	_	_	_	Iransmit Register Baud Rate Generator Register											
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000	
I2C1ADD	020A	_	_	_	_	_	_	Address Register											
I2C1MSK	020C	—	_	_	_	_	-	Address Mask Register											

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-10: I2C2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
I2C2RCV	0210	—	_	_	_	_	—	_	_				Receive	Register				0000		
I2C2TRN	0212	_	_	_	_		_	_	_	Tanonine region										
I2C2BRG	0214	—	—	_	_	_		—		Baud Rate Generator Register										
I2C2CON	0216	I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000		
I2C2STAT	0218	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000		
I2C2ADD	021A	—	—	_	_	_				Address Register										
I2C2MSK	021C	_	_	-	_	_		Address Mask Register												

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-11: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_	_	_				UART	Transmit Reg	gister				XXXX
U1RXREG	0226	_	_	_	_	_	_	_				UART	Receive Reg	gister				0000
U1BRG	0228							Bau	d Rate Ger	nerator Presc	aler							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-12: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	_<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	—	_	—	_	_				UART	Transmit Re	egister				xxxx
U2RXREG	0236	_	_	—	_	—	_	_				UART	Receive Re	gister				0000
U2BRG	0238							Bauc	Rate Ger	erator Presc	aler							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-13: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	—	_	—	—	_	—	SPIROV	—	_	_	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	—	_	_	_	_	—	FRMDLY	—	0000
SPI1BUF	0248							SPI1 Trans	smit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-14: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN		SPISIDL	_	_	—		_	—	SPIROV	—	_	—		SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	-	_	_	FRMDLY	_	0000
SPI2BUF	0268							SPI2 Tran	smit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-15: ADC1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data	Buffer 0								xxxx
AD1CON1	0320	ADON	_	ADSIDL	ADDMABM	_	AD12B	FORI	VI<1:0>		SSRC<2:0>	•	_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	,	VCFG<2:0>	>			CSCNA	CHP	S<1:0>	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	—			S	AMC<4:0>						ADCS	8<7:0>				0000
AD1CHS123	0326		—				CH123N	NB<1:0>	CH123SB	—	—	—		—	CH123	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	—			CI	+0SB<4:0>	>		CH0NA	—	—		C	CH0SA<4:0)>		0000
AD1PCFGH ⁽¹⁾	032A	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSH ⁽¹⁾	032E	CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332		_					—		_	—	—		—		DMABL<2:	0>	0000
Reserved	0334- 033E		_		_			_		—	_	_		—		_	_	0000

PIC24HJXXXGPX06A/X08A/X10A

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. Legend:

Note 1: Not all ANx inputs are available on all devices. See the device pin diagrams for available ANx inputs.

TABLE 4-16: ADC2 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF0	0340								ADC Data	Buffer 0								xxxx
AD2CON1	0360	ADON	_	ADSIDL	ADDMABM	—	AD12B	FORI	VI<1:0>	:	SSRC<2:0	>	—	SIMSAM	ASAM	SAMP	DONE	0000
AD2CON2	0362	١	VCFG<2:0>	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD2CON3	0364	ADRC		_		S	AMC<4:0>						ADC	S<7:0>				0000
AD2CHS123	0366	_		_	_	_	CH123N	NB<1:0>	CH123SB	_	_	_	_	_	CH123	NA<1:0>	CH123SA	0000
AD2CHS0	0368	CH0NB		_	_	- <u>CH123NB<1:0></u> CH123SB - <u>-</u> <u>-</u> <u>-</u> <u>CH123NA<1:0></u> CH123SA 000										0000		
Reserved	036A	_		_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
AD2PCFGL	036C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
Reserved	036E	—	_				—				—			—		—	_	0000
AD2CSSL	0370	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD2CON4	0372	_		_	_	_	_	_	_	_	_	_	_	_	I	DMABL<2:	0>	0000
Reserved	0374- 037E	—	—	_	_	_	—	_	_	_	—	_	_	—	—	—	—	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-17: DMA REGISTER MAP

	-17:					i		i	i		.	1		ı	1			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW		—	_	_	—	AMOD	E<1:0>	—	_	MODE	<1:0>	0000
DMA0REQ	0382	FORCE	-	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA0STA	0384								S	TA<15:0>								0000
DMA0STB	0386								S	TB<15:0>								0000
DMA0PAD	0388								Р	AD<15:0>								0000
DMA0CNT	038A	_	_			_						CN1	<9:0>					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW		_	—		—	AMOD	E<1:0>	_	—	MODE	<1:0>	0000
DMA1REQ	038E	FORCE	_			_		_	—				I	RQSEL<6:0	>			0000
DMA1STA	0390								S	TA<15:0>								0000
DMA1STB	0392								S	TB<15:0>								0000
DMA1PAD	0394								Р	AD<15:0>								0000
DMA1CNT	0396		-	_	_	_	_					CNT	<9:0>					0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA2REQ	039A	FORCE	-	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA2STA	039C								S	TA<15:0>								0000
DMA2STB	039E								S	TB<15:0>								0000
DMA2PAD	03A0								Р	AD<15:0>								0000
DMA2CNT	03A2	_	_			_						CN1	<9:0>					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW		_	—		—	AMOD	E<1:0>	_	—	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE	_			_		_	—				I	RQSEL<6:0	>			0000
DMA3STA	03A8								S	TA<15:0>								0000
DMA3STB	03AA								S	TB<15:0>								0000
DMA3PAD	03AC								Р	AD<15:0>								0000
DMA3CNT	03AE	_	_		_	_						CN1	<9:0>					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW		_	—		—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	_		_	_		_	—				I	RQSEL<6:0	>			0000
DMA4STA	03B4								S	TA<15:0>								0000
DMA4STB	03B6								S	TB<15:0>								0000
DMA4PAD	03B8								Р	AD<15:0>								0000
DMA4CNT	03BA	_	_	_	—	—	-					CNT	<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW		—	_	_	_	AMOD	E<1:0>	_		MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	_	_	_			_	_	_			I	RQSEL<6:0	>			0000
DMA5STA	03C0								S	TA<15:0>								0000
DMA5STB	03C2								S	TB<15:0>		-			-			0000

PIC24HJXXXGPX06A/X08A/X10A

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-17: DMA REGISTER MAP (CONTINUED)

							_ ,											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5PAD	03C4								P	AD<15:0>								0000
DMA5CNT	03C6	_	—		_	_	—					CN1	<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	_	_	—	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA6REQ	03CA	FORCE	_	_	—	_	_	_	—	_			I	RQSEL<6:0	>			0000
DMA6STA	03CC								S	TA<15:0>								0000
DMA6STB	03CE		STB<15:0> PAD<15:0>														0000	
DMA6PAD	03D0		PAD<15:0>														0000	
DMA6CNT	03D2	_	PAD<15:0>															0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	_	_	—	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA7REQ	03D6	FORCE	_	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA7STA	03D8								S	STA<15:0>								0000
DMA7STB	03DA								S	TB<15:0>								0000
DMA7PAD	03DC								P	AD<15:0>								0000
DMA7CNT	03DE	—	—	_	—	—						CN1	<9:0>					0000
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	-	—	-	—		LSTCH	1<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DS	ADR<15:0>								0000
Legend:	— = ı	unimpleme	nted, read	as '0'. Res	et values ar	re shown in	hexadecim	al for PinH	igh devices	i.								
																		

TABLE 4-18: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1 FOR PIC24HJXXXGP506A/510A/610A DEVICES ONLY

	•••																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400	—	—	CSIDL	ABAT	-	RI	EQOP<2:0	>	OPI	MODE<2:0	>	_	CANCAP	—	—	WIN	0480
C1CTRL2	0402	_	_	_	_	_	_	_	_	_	_	_		D	NCNT<4:0	>		0000
C1VEC	0404	_	_	_		F	ILHIT<4:0>			_				CODE<6:0>	•			0000
C1FCTRL	0406	[DMABS<2:0	>	-	—	—	_	—	—	-	-			FSA<4:0>			0000
C1FIFO	0408	_	_			FBP<	:5:0>			_	_			FNRB	<5:0>			0000
C1INTF	040A	_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	_	_	_	_	_	_	_	_	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRC	NT<7:0>							RERRCN	IT<7:0>				0000
C1CFG1	0410	_	_	_	_	_	_	_	_	SJW<	1:0>			BRP<	5:0>			0000
C1CFG2	0412	_	WAKFIL	_	_	_	SE	G2PH<2:0)>	SEG2PHTS	SAM	S	EG1PH<2	:0>	Р	RSEG<2:0)>	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C1FMSKSEL1	0418	F7MS	K<1:0>	F6MSI	<<1:0>	F5MS	K<1:0>	F4MS	K<1:0>	F3MSK	<1:0>	F2MSH	<<1:0>	F1MSk	(<1:0>	F0MS	K<1:0>	0000
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	SK<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSK	(<1:0>	F8MSI	K<1:0>	0000
Logondy		nlomontod	read as to		ing are abo	un in have	dooimal for D	الملاقة										

DS70592A-page 44

IABLE 4-	19:	ECAN	1 REGIS		AP WHE	IN C1C		$\mathbf{IN} = 0 \mathbf{F}$	OR PIC	24HJXX	XGP506	5A/510A	V610A L	DEVICE	SONLY			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							See	e definition	when WIN	= x							
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CO N	0430	TXEN1	TX ABT1	TX LARB1	TX ERR1	TX REQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TX ABAT0	TX LARB0	TX ERR0	TX REQ0	RTREN0	TX0PF	81<1:0>	0000
C1TR23CO N	0432	TXEN3	TX ABT3	TX LARB3	TX ERR3	TX REQ3	RTREN3	TX3PF	રા<1:0>	TXEN2	TX ABAT2	TX LARB2	TX ERR2	TX REQ2	RTREN2	TX2PF	RI<1:0>	0000
C1TR45CO N	0434	TXEN5	TX ABT5	TX LARB5	TX ERR5	TX REQ5	RTREN5	TX5PF	રા<1:0>	TXEN4	TX ABAT4	TX LARB4	TX ERR4	TX REQ4	RTREN4	TX4PF	RI<1:0>	0000
C1TR67CO N	0436	TXEN7	TX ABT7	TX LARB7	TX ERR7	TX REQ7	RTREN7	TX7PF	રા<1:0>	TXEN6	TX ABAT6	TX LARB6	TX ERR6	TX REQ6	RTREN6	TX6PF	RI<1:0>	xxxx
C1RXD	0440		•	•	•		•	•	Recieved I	Data Word				•	•	•		xxxx
C1TXD	0442								Transmit [Data Word								xxxx

TABLE 4-19: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 FOR PIC24HJXXXGP506A/510A/610A DEVICES ONLY

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 FOR PIC24HJXXXGP506A/510A/610A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See definit	ion when W	/IN = x							
C1BUFPNT1	0420		F3BP	<3:0>			F2BF	D<3:0>			F1BP	<3:0>			F0BP•	<3:0>		0000
C1BUFPNT2	0422		F7BP	<3:0>			F6BF	D<3:0>			F5BP	<3:0>			F4BP	<3:0>		0000
C1BUFPNT3	0424		F11BP<3:0> F10BP<3:0> F9BP<3:0> F8BP<3:0> F15BP<3:0> F14BP<3:0> F13BP<3:0> F12BP<3:0>													0000		
C1BUFPNT4	0426		F15BP<3:0> F14BP<3:0> F13BP<3:0> F12BP<3:0>												0000			
C1RXM0SID	0430				SID<	10:3>					SID<2:0>		—	MIDE	_	EID<1	7:16>	xxxx
C1RXM0EID	0432				EID<	15:8>							EID<	7:0>				xxxx
C1RXM1SID	0434				SID<	10:3>					SID<2:0>		—	MIDE	_	EID<1	7:16>	xxxx
C1RXM1EID	0436				EID<	15:8>							EID<	7:0>				xxxx
C1RXM2SID	0438				SID<	10:3>					SID<2:0>		—	MIDE	_	EID<1	7:16>	xxxx
C1RXM2EID	043A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF0SID	0440				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF0EID	0442				EID<	15:8>							EID<	7:0>				xxxx
C1RXF1SID	0444				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<1	7:16>	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

	INSTEID 0446 EID<15.8> EID<17.0> 1RXF2D0 0448 SID<10.3> SID<2.0> — EXDE — EID<17.16> 1RXF2D0 0448 SID<10.3> SID<2.0> — EXDE — EID<17.16> 1RXF2EID 0440 SID<10.3> SID<2.0> — EXDE — EID<17.16> 1RXF3EID 0442 EID<15.8> SID<2.0> — EXDE — EID<17.16> 1RXF3EID 0442 EID<15.8> SID<2.0> — EXDE — EID<17.16> 1RXF4SID 0450 SID<10.3> SID<2.0> — EXDE — EID<17.16> 1RXF6SID 0456 EID<15.8> EID<7.0> — EXDE — EID<17.16> 1RXF6SID 0453 SID<10.3> SID<2.0> — EXDE — EID<17.16> 1RXF6SID 0456 EID<15.8> SID — EID<17.16> EID<17.16> 1RXF6SID 0452 SID<10.3> SID<2.0> — EID<17.16> EID<17.16> 1RXF7EID <th>D)</th>			D)														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
C1RXF1EID	0446				EID<	15:8>							EID<	7:0>				xxxx
C1RXF2SID	0448				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF2EID	044A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF3SID	044C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF3EID	044E				EID<	15:8>							EID<	7:0>				xxxx
C1RXF4SID	0450				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF4EID	0452				EID<	15:8>							EID<	7:0>				xxxx
C1RXF5SID	0454				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF5EID	0456				EID<	15:8>							EID<	7:0>				xxxx
C1RXF6SID	0458				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF6EID	045A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF7SID	045C				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF7EID	045E				EID<	15:8>							EID<	7:0>				xxxx
C1RXF8SID	0460				SID<	10:3>					SID<2:0>		_	EXIDE		EID<	17:16>	xxxx
C1RXF8EID	0462				EID<	15:8>							EID<	7:0>				xxxx
C1RXF9SID	0464				SID<	10:3>					SID<2:0>		_	EXIDE		EID<	17:16>	xxxx
C1RXF9EID	0466				EID<	15:8>							EID<	7:0>				xxxx
C1RXF10SID	0468				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF10EID	046A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF11SID	046C				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx
C1RXF11EID	046E				EID<	15:8>							EID<	7:0>				xxxx
C1RXF12SID	0470				SID<	10:3>					SID<2:0>		_	EXIDE		EID<	17:16>	xxxx
C1RXF12EID	0472				EID<	15:8>							EID<	7:0>				xxxx
C1RXF13SID	0474				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx
C1RXF13EID	0476				EID<	15:8>							EID<	7:0>				xxxx
C1RXF14SID	0478				SID<	10:3>					SID<2:0>		_	EXIDE		EID<	17:16>	xxxx
C1RXF14EID	047A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF15SID	047C				SID<	10:3>					SID<2:0>		_	EXIDE		EID<	17:16>	xxxx
C1RXF15EID	047E				EID<	15:8>							EID<	7:0>				xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

IABLE 4-2	I. E		EGISTE			ZUIKL	1.VVIIN -			PICZ4HJZ	2000-0		EVICE	5 UNL I				
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2CTRL1	0500	—	-	CSIDL	ABAT	—	RI	EQOP<2:0	>	OPN	/ODE<2:0	>	_	CANCAP	—	_	WIN	0480
C2CTRL2	0502	_	_	_	_	_	_	_	_	_	_	_		D	NCNT<4:)>		0000
C2VEC	0504	_	_	_		FI	LHIT<4:0>			_				ICODE<6:0	0>			0000
C2FCTRL	0506	0	DMABS<2:0	>	—	_	—	_	—	—	—	_			FSA<4:0>			0000
C2FIFO	0508	_	_			FBP<5	5:0>			_	—			FNRE	3<5:0>			0000
C2INTF	050A	_	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C2INTE	050C	_	_	_	_	_	_	_	_	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C2EC	050E				TERRCN	Γ<7:0>							RERRC	NT<7:0>				0000
C2CFG1	0510	_	_	_	_	_	_	_	_	SJW<1	1:0>			BRP	<5:0>			0000
C2CFG2	0512	-	WAKFIL	_	_	_	SE	G2PH<2:0)>	SEG2PHTS	SAM	SI	EG1PH<2	:0>	P	RSEG<2:)>	0000
C2FEN1	0514	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C2FMSKSEL1	0518	F7MSI	<<1:0>	F6MSI	<<1:0>	F5MSł	<<1:0>	F4MS	K<1:0>	F3MSK<	<1:0>	F2MSH	<1:0>	F1MSł	< <1:0>	F0MS	K<1:0>	0000
C2FMSKSEL2	051A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	K<1:0>	F12MS	K<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSł	< <1:0>	F8MS	K<1:0>	0000

TABLE 4-21: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 0 OR 1 FOR PIC24HJ256GP610A DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-22: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 0 FOR PIC24HJ256GP610A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E							See	e definition	when WIN	= x							
C2RXFUL1	0520	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C2RXFUL2	0522	RXFUL31	RXFUL30														0000	
C2RXOVF1	0528	RXOVF15	RXOVF14	KrulsoRXFUl29RXFUl29RXFUl26RXFUl26RXFUl25RXFUl24RXFUl23RXFUl22RXFUl21RXFUl20RXFUl19RXFUl18RXFUl17RXFUl16KOVF14RXOVF13RXOVF12RXOVF11RXOVF10RXOVF09RXOVF08RXOVF7RXOVF6RXOVF5RXOVF4RXOVF3RXOVF2RXOVF1RXOVF1RXOVF1													0000	
C2RXOVF2	052A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C2TR01CON	0530	TXEN1	TX ABAT1	TX LARB1	TX ERR1	TX REQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TX ABAT0	TX LARB0	TX ERR0	TX REQ0	RTREN0	TX0PF	RI<1:0>	0000
C2TR23CON	0532	TXEN3	TX ABAT3	TX LARB3	TX ERR3	TX REQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TX ABAT2	TX LARB2	TX ERR2	TX REQ2	RTREN2	TX2PF	RI<1:0>	0000
C2TR45CON	0534	TXEN5	TX ABAT5	TX LARB5	TX ERR5	TX REQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TX ABAT4	TX LARB4	TX ERR4	TX REQ4	RTREN4	TX4PF	81<1:0>	0000
C2TR67CON	0536	TXEN7	TX ABAT7	TX LARB7	TX ERR7	TX REQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TX ABAT6	TX LARB6	TX ERR6	TX REQ6	RTREN6	TX6PF	RI<1:0>	xxxx
C2RXD	0540								Recieved	Data Word								xxxx
C2TXD	0542								Transmit	Data Word								xxxx

PIC24HJXXXGPX06A/X08A/X10A

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E							:	See definit	on when V	VIN = x							
C2BUFPNT1	0520		F3BI	><3:0>			F2BF	><3:0>			F1BF	> <3:0>			F0BF	><3:0>		0000
C2BUFPNT2	0522		F7BI	><3:0>			F6BF	><3:0>			F5BF	?<3:0>			F4BF	><3:0>		0000
C2BUFPNT3	0524		F12B	P<3:0>			F10B	P<3:0>			F9BF	^<3:0>			F8BF	P<3:0>		0000
C2BUFPNT4	0526		F15B	P<3:0>			F14B	P<3:0>			F13BI	P<3:0>			F12B	P<3:0>		0000
C2RXM0SID	0530				SID<	10:3>					SID<2:0>		_	MIDE	—	EID<	17:16>	xxxx
C2RXM0EID	0532				EID<	15:8>							EID<7	7:0>				xxxx
C2RXM1SID	0534				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<	17:16>	xxxx
C2RXM1EID	0536				EID<	15:8>							EID<7	7:0>		_		xxxx
C2RXM2SID	0538				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<	17:16>	xxxx
C2RXM2EID	053A				EID<	15:8>						EID<7	7:0>				xxxx	
C2RXF0SID	0540				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF0EID	0542				EID<	15:8>							EID<	7:0>				xxxx
C2RXF1SID	0544				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF1EID	0546				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF2SID	0548				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF2EID	054A				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF3SID	054C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF3EID	054E				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF4SID	0550				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF4EID	0552				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF5SID	0554				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF5EID	0556				EID<	:15:8>							EID<	7:0>				xxxx
C2RXF6SID	0558				SID<	:10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF6EID	055A				EID<	:15:8>							EID<	7:0>		•		xxxx
C2RXF7SID	055C				SID<	:10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF7EID	055E				EID<	:15:8>							EID<	7:0>		•		xxxx
C2RXF8SID	0560				SID<	:10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF8EID	0562				EID<	15:8>							EID<	7:0>				xxxx
C2RXF9SID	0564				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF9EID	0566				EID<	15:8>							EID<	7:0>				xxxx
C2RXF10SID	0568				SID<	:10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF10EID	056A				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF11SID	056C				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx

TABLE 4-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 FOR PIC24HJ256GP610A DEVICES ONLY

Legend:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-23 :	ECAN2 REGISTER MAP	WHEN C2CTRL1.WIN =	= 1 FOR PIC24HJ256GP610	A DEVICES ONLY (CONTINUED)
---------------------	--------------------	--------------------	-------------------------	----------------------------

														· · ·				
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2RXF11EID	056E				EID<	15:8>							EID<7	:0>				xxxx
C2RXF12SID	0570				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C2RXF12EID	0572				EID<	15:8>							EID<7	:0>				xxxx
C2RXF13SID	0574				SID<	10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C2RXF13EID	0576				EID<	15:8>							EID<7	:0>				xxxx
C2RXF14SID	0578				SID<	10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C2RXF14EID	057A				EID<	15:8>							EID<7	:0>				xxxx
C2RXF15SID	057C				SID<	10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C2RXF15EID	057E				EID<	15:8>							EID<7	:0>				xxxx

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-24: PORTA REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA15	TRISA14	TRISA13	TRISA12	-	TRISA10	TRISA9	-	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	F6FF
PORTA	02C2	RA15	RA14	RA13	RA12	_	RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4	LATA15	LATA14	LATA13	LATA12	_	LATA10	LATA9	_	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	06C0	ODCA15	ODCA14	—			-	—		_		ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-25: PORTB REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C6	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02C8	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CA	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-26: PORTC REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02CC	TRISC15	TRISC14	TRISC13	TRISC12	_	_		_	_	—	_	TRISC4	TRISC3	TRISC2	TRISC1	_	F01E
PORTC	02CE	RC15	RC14	RC13	RC12	_	_	-			—	-	RC4	RC3	RC2	RC1		xxxx
LATC	02D0	LATC15	LATC14	LATC13	LATC12	—	_	_			—	_	LATC4	LATC3	LATC2	LATC1	-	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-27: PORTD REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D2	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
PORTD	02D4	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
LATD	02D6	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
ODCD	06D2	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-28: PORTE REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02D8	_	_	—	—	_	_	_		TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	OOFF
PORTE	02DA	_		_	_	_	_	_	_	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
LATE	02DC	_	_	_	_	—	_	_	-	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-29: PORTF REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	02DE	_	_	TRISF13	TRISF12	_	_		TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
PORTF	02E0	_	_	RF13	RF12	_	-	_	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
LATF	02E2	_	_	LATF13	LATF12	_	-	_	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
ODCF ⁽²⁾	06DE	_	_	ODCF13	ODCF12	—	_	-	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-30: PORTG REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	02E4	TRISG15	TRISG14	TRISG13	TRISG12	_	—	TRISG9	TRISG8	TRISG7	TRISG6	—	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02E6	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	XXXX
LATG	02E8	LATG15	LATG14	LATG13	LATG12	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	XXXX
ODCG ⁽²⁾	06E4	ODCG15	ODCG14	ODCG13	ODCG12	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	_	ODCG3	ODCG2	ODCG1	ODCG0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-31: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	-	—	_	_	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	_{XXXX} (1)
OSCCON	0742	_	(COSC<2:0>	>	_	NOSC<2:0>			CLKLOCK	_	LOCK	_	CF	_	LPOSCEN	OSWEN	₀₃₀₀ (2)
CLKDIV	0744	ROI	[DOZE<2:0>	>	DOZEN	FI	RCDIV<2:0)>	PLLPOS	T<1:0>	—		F	PLLPRE<4	:0>		3040
PLLFBD	0746		—	_		—						F	PLLDIV<8:()>				0030
OSCTUN	0748		—	_		—	_	_	TUN<5:0>								0000	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

TABLE 4-32: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR		_	_		—	_	ERASE	_	_		NVMO	P<3:0>		0000 (1)
NVMKEY	0766			—	—	_	_	_	_	NI//A//EV/~7:0>							0000	

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-33: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	_	_		I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	T9MD	T8MD	T7MD	T6MD	—	_	_		-	_	_		_	—	I2C2MD	AD2MD	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

4.2.6 SOFTWARE STACK


In addition to its use as a working register, the W15 register in the PIC24HJXXXGPX06A/X08A/X10A devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-5. For a PC push during any CALL instruction, the MSB of the PC is zeroextended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing	
	concatenates the SRL register to the MSB	
	of the PC prior to the push.	

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.2.7 DATA RAM PROTECTION FEATURE

The PIC24H product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code, when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code, when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes in Table 4-34 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The 3-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the addressing mode can only be Register Direct) which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- · Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-34: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.3.3 MOVE INSTRUCTIONS

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the Addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared between both source and destination (but typically only used by one).

In summary, the following Addressing modes are supported by move instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:			instructions			
	Addr	essii	ng modes give	n above. I	ndivi	dual
	instructions may support different subsets					
	of these Addressing modes.					

4.3.4 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Interfacing Program and Data Memory Spaces

The PIC24HJXXXGPX06A/X08A/X10A architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24HJXXXGPX06A/X08A/X10A architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area. Table 4-35 and Figure 4-6 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 4-35: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address				
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0 PC<22:1>				0
(Code Execution)			0xxx xxxx x	xxxx xx	xx xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		0	xxx xxxx	xxxx xx	xx xxxx xxxx	
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1	xxx xxxx	xxxx x	xxx xxxx xxxx	
Program Space Visibility	User	0	PSVPAG<7:0>		Data EA<14:	0> ⁽¹⁾
(Block Remap/Read)		0	XXXX XXXX	ĸ	xxx xxxx xxxx	xxxx

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

FIGURE 4-6: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



4.4.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit, word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word sized (16-bit) data to and from program space. Both function as either byte or word operations.


 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



4.4.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-8), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

FIGURE 4-8: PROGRAM SPACE VISIBILITY OPERATION



5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 5. *"Flash Programming"* (DS70228), which is available from the Microchip website (www.microchip.com).

The PIC24HJXXXGPX06A/X08A/X10A devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- 2. Run-Time Self-Programming (RTSP)

ICSP programming capability allows a PIC24HJXXXGPX06A/X08A/X10A device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx, and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time, or single instructions and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





© 2009 Microchip Technology Inc.

5.2 RTSP Operation

The PIC24HJXXXGPX06A/X08A/X10A Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 24-12 displays typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 24-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 24-12).

EQUATION 5-1: PROGRAMMING TIME

Т
$7.37 MHz \times (FRC Accuracy)\% \times (FRC Tuning)\%$

For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 5\%$. If the TUN<5:0> bits (see Register 9-4) are set to `bllllll, the Minimum Row Write Time is:

$$T_{RW} = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 \text{ ms}$$

and, the Maximum Row Write Time is:

$$T_{RW} = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 \text{ms}$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	—	—	—	—
bit 15 bit 8							

U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
	ERASE	—			NVMOF	o<3:0>(2)	
bit 7							bit 0

Legend:	SO = Settable only bit	SO = Settable only bit				
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15 WR: Wr	ite Control bit					

	 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete
	0 = Program or erase operation is complete and inactive
bit 14	WREN: Write Enable bit
	 1 = Enable Flash program/erase operations 0 = Inhibit Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit
	 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit)
	0 = The program or erase operation completed normally
bit 12-7	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit
	 1 = Perform the erase operation specified by NVMOP<3:0> on the next WR command 0 = Perform the program operation specified by NVMOP<3:0> on the next WR command
bit 5-4	Unimplemented: Read as '0'
bit 3-0	NVMOP<3:0>: NVM Operation Select bits ⁽²⁾
	1111 = Memory bulk erase operation (ERASE = 1) or no operation (ERASE = 0) 1110 = Reserved
	1101 = Erase General Segment and FGS Configuration Register (ERASE = 1) or no operation (ERASE = 0)
	1100 = Erase Secure Segment and FSS Configuration Register (ERASE = 1) or no operation (ERASE = 0)
	1011-0100 = Reserved
	0011 = Memory word program operation (ERASE = 0) or no operation (ERASE = 1)
	0010 = Memory page erase operation (ERASE = 1) or no operation (ERASE = 0)
	0001 = Memory row program operation (ERASE = 0) or no operation (ERASE = 1)
	0000 = Program or erase a single Configuration register byte

Note 1: These bits can only be reset on POR.

2: All other combinations of NVMOP<3:0> are unimplemented.

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the page (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - Perform a dummy table write operation (TBLWTL) to any address within the page that needs to be erased.
 - d) Write 0x55 to NVMKEY.
 - e) Write 0xAA to NVMKEY.
 - f) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- 6. Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation MOV #0x4042, W0 MOV W0, NVMCON	; ; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA<15:0> pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

Note: A program memory page erase operation is set up by performing a dummy table write (TBLWTL) operation to any address within the page. This methodology is different from the page erase operation on dsPIC30F/33F devices in which the erase page was selected using a dedicated pair of registers (NVMADRU and NVMADR).

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

			-			
; Set up NVMCON for row programming operations						
	MOV	#0x4001, W0	i			
	MOV	W0, NVMCON	; Initialize NVMCON			
;	Set up a poi	nter to the first program memo:	ry location to be written			
;	program memo	ry selected, and writes enable	d			
	MOV	#0x0000, W0	;			
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR			
	MOV	#0x6000, W0	; An example program memory address			
;	Perform the	TBLWT instructions to write the	e latches			
;	0th_program_	word				
	MOV	#LOW_WORD_0, W2	;			
	MOV	#HIGH_BYTE_0, W3	;			
	TBLWTL	W2, [W0]	; Write PM low word into program latch			
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch			
;	1st_program_	word				
	MOV	#LOW_WORD_1, W2	i			
	MOV	#HIGH_BYTE_1, W3	i			
		W2, [W0]	; Write PM low word into program latch			
		W3, [W0++]	; Write PM high byte into program latch			
;	2nd_program	—				
	MOV	#LOW_WORD_2, W2	i			
		#HIGH_BYTE_2, W3	i			
		W2, [W0]	; Write PM low word into program latch			
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch			
	•					
	•					
	•					
;	63rd_program	—				
	MOV	#LOW_WORD_31, W2	;			
	MOV	#HIGH_BYTE_31, W3				
		W2, [W0]	; Write PM low word into program latch			
	.LBTM,LH	W3, [W0++]	; Write PM high byte into program latch			

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

NOTES:

6.0 RESET

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 8. *"Reset"* (DS70229), which is available from the Microchip website (www.microchip.com).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode and Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.


Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A POR will clear all bits, except for the POR bit (RCON<0>), that are set. The user can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM



R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
TRAPR	IOPUWR	—	_	—	—	—	VREGS ⁽³⁾		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1		
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR		
bit 7							bit		
Legend:									
R = Reada	ble bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'			
-n = Value	at POR	'1' = Bit is set '0' = Bit is cleare		red x = Bit is unknown					
bit 15	TRAPR: Trap	o Reset Flag bit							
	1 = A Trap C	1 = A Trap Conflict Reset has occurred							
	•	onflict Reset ha							
bit 14		egal Opcode or			•				
		1 = An illegal opcode detection, an illegal address mode or uninitialized W register used as an Address Pointer caused a Reset							
		I opcode or unir		Reset has not o	ccurred				
bit 13-9	Unimplemer	Unimplemented: Read as '0'							
bit 8		VREGS: Voltage Regulator Standby During Sleep bit ⁽³⁾							
		 1 = Voltage Regulator is active during Sleep mode 0 = Voltage Regulator goes into standby mode during Sleep 							
bit 7	EXTR: Extern	EXTR: External Reset (MCLR) Pin bit							
		 1 = A Master Clear (pin) Reset has occurred 0 = A Master Clear (pin) Reset has not occurred 							
bit 6	SWR: Softwa	are Reset (Instru	iction) Flag b	it					
		1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed							
bit 5	SWDTEN: S	oftware Enable/	Disable of W	DT bit ⁽²⁾					
	1 = WDT is enabled 0 = WDT is disabled								
bit 4	WDTO: Wate	hdog Timer Tim	e-out Flag bi	it					
		1 = WDT time-out has occurred							
1.1.0		e-out has not oc							
bit 3		e-up from Sleep	-						
		 Device has been in Sleep mode Device has not been in Sleep mode 							
bit 2	IDLE: Wake-	up from Idle Fla	g bit						
		1 = Device was in Idle mode							
		as not in Idle m							
bit 1		-out Reset Flag -out Reset has c							
		out Reset has r							
Note 1:	All of the Reset st cause a device R	•	e set or clear	ed in software.	Setting one of th	nese bits in sof	tware does no		
2:	If the FWDTEN (SWDTEN bit sett	Configuration bi	t is '1' (unpro	ogrammed), the	e WDT is alway	rs enabled, reg	gardless of the		
э.		-	V10A dovico	o this hit is ur	nimplemented a	and reads head			

3: For PIC24HJ256GPX06A/X08A/X10A devices, this bit is unimplemented and reads back programmed value.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

POR: Power-on Reset Flag bit

bit 0

- 1 = A Power-on Reset has occurred
- 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - **2:** If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
 - **3:** For PIC24HJ256GPX06A/X08A/X10A devices, this bit is unimplemented and reads back programmed value.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	BOR, POR	—
POR (RCON<0>)	POR	—

TABLE 6-1:RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 9.0 "Oscillator Configuration"** for further details.

TABLE 6-2:OSCILLATOR SELECTION vs.TYPE OF RESET (CLOCK
SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR	

6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. The system Reset signal is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable reset delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the reset signal is released.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST		_	1, 2, 3
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	Тьоск	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Тоѕт	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	Tost + Tlock	TFSCM	1, 2, 3, 4, 5, 6
MCLR	Any Clock	Trst	_	_	3
WDT	Any Clock	Trst	—	_	3
Software	Any clock	Trst	—	_	3
Illegal Opcode	Any Clock	Trst	—	_	3
Uninitialized W	Any Clock	Trst	—	_	3
Trap Conflict	Any Clock	Trst	—	_	3

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μs nominal).

- **2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.
- **3:** TRST = Internal state Reset time (20 μs nominal).
- **4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- 5: TLOCK = PLL lock time (20 μs nominal).
- 6: TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after the Reset signal is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when the Reset signal is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

NOTES:

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 6. *"Interrupts"* (DS70224), which is available from the Microchip website (www.microchip.com).

The PIC24HJXXXGPX06A/X08A/X10A interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJXXXGPX06A/X08A/X10A CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- · Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24HJXXXGPX06A/X08A/X10A devices implement up to 61 unique interrupts and 5 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24HJXXXGPX06A/X08A/X10A device clears its registers in response to a Reset which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 7-1:	PIC24HJXXXGPX06A/X08A/X10A INTERRUPT VECTOR TABLE

		٦	
	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector	_	
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		
	Reserved		_
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1		
	~		
	~		
	~		
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
	Interrupt Vector 53	0x00007E	
Lit	Interrupt Vector 54	0x000080	
rio	~		
ш ъ	~		
rde	~		
<u>o</u>	Interrupt Vector 116	0x0000FC	
nra	Interrupt Vector 117	0x0000FE	
Decreasing Natural Order Priority	Reserved	0x000100	
ے م	Reserved	0x000102	
ISI	Reserved	_	
Lea	Oscillator Fail Trap Vector	_	
Dec	Address Error Trap Vector	-	
	Stack Error Trap Vector	-	
	Math Error Trap Vector	-	
	DMA Error Trap Vector		7
	Reserved	-	
	Reserved Interrupt Vector 0	0x000114	
	Interrupt Vector 1	0000114	
		-	
	~	-	
	~	1	Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~		
	~		
	~	1	
	Interrupt Vector 116	1 –	<u>-</u>
	Interrupt Vector 117	0x0001FE	
V	Start of Code	0x000200	
		_	
Note 1: See	Table 7-1 for the list of impleme	ented interrupt	vectors.

TABLE 7-1		T VECTORS	1	
Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Compare 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – Analog-to-Digital Converter 1
22	14	0x000030	0x000130	DMA1 – DMA Channel 1
23	15	0x000032	0x000132	Reserved
20	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	Reserved
20	19	0x00003A	0x00013A	CN - Change Notification Interrupt
28	20	0x00003A	0x00013A	INT1 – External Interrupt 1
29	20	0x00003E	0x00013E	ADC2 – Analog-to-Digital Converter 2
30	21	0x00003L 0x000040	0x00013E	IC7 – Input Capture 7
31	22	0x000040	0x000142	IC8 – Input Capture 8
32	23	0x000042 0x000044	0x000142 0x000144	DMA2 – DMA Channel 2
33	24	0x000044	0x000144	OC3 – Output Compare 3
34	25	0x000048	0x000148	OC4 – Output Compare 4
34	20	0x000048	0x000148	T4 – Timer4
36	28	0x00004A 0x00004C	0x00014A 0x00014C	T5 – Timer5
30	28			INT2 – External Interrupt 2
38	30	0x00004E	0x00014E	U2RX – UART2 Receiver
		0x000050	0x000150	
39	31	0x000052	0x000152	U2TX – UART2 Transmitter
40	32	0x000054	0x000154	SPI2E – SPI2 Error
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready
43	35	0x00005A	0x00015A	C1 – ECAN1 Event
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46	38	0x000060	0x000160	IC4 – Input Capture 4
47	39	0x000062	0x000162	IC5 – Input Capture 5
48	40	0x000064	0x000164	IC6 – Input Capture 6
49	41	0x000066	0x000166	OC5 – Output Compare 5
50	42	0x000068	0x000168	OC6 – Output Compare 6
51	43	0x00006A	0x00016A	OC7 – Output Compare 7
52	44	0x00006C	0x00016C	OC8 – Output Compare 8
53	45	0x00006E	0x00016E	Reserved

TABLE 7-1: INTERRUPT VECTORS

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
54	46	0x000070	0x000170	DMA4 – DMA Channel 4
55	47	0x000072	0x000172	T6 – Timer6
56	48	0x000074	0x000174	T7 – Timer7
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events
59	51	0x00007A	0x00017A	T8 – Timer8
60	52	0x00007C	0x00017C	T9 – Timer9
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3
62	54	0x000080	0x000180	INT4 – External Interrupt 4
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready
64	56	0x000084	0x000184	C2 – ECAN2 Event
65-68	57-60	0x000086- 0x00008C	0x000186- 0x00018C	Reserved
69	61	0x00008E	0x00018E	DMA5 – DMA Channel 5
70-72	62-64	0x000090- 0x000094	0x000190- 0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error
74	66	0x000098	0x000198	U2E – UART2 Error
75	67	0x00009A	0x00019A	Reserved
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request
80-125	72-117	0x0000A4- 0x0000FE	0x0001A4- 0x0001FE	Reserved

TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

TABLE 7-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x00008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error Trap
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved

7.3 Interrupt Control and Status Registers

PIC24HJXXXGPX06A/X08A/X10A devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VEC-NUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in **Register 7-1**, **SR: CPU STATUS Register**⁽¹⁾ through **Register 7-32**, **IPC17: Interrupt Priority Control Register 17**, in the following pages.

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—		—	—		DC
bit 15							bit 8

R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	С
bit 7							bit 0

Legend:			
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'	
S = Set only bit	W = Writable bit	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1, SR: CPU STATUS REGISTER.

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	•			•			bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽²⁾	PSV	—	—
bit 7							bit 0
Legend:		C = Clear only	/ bit				
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is clear	ed	ʻx = Bit is unki	nown	U = Unimpler	mented bit, read	as '0'	
-							
bit 3	IPL3: CPU Int	terrupt Priority	Level Status b	oit 3 ⁽²⁾			
	1 = CPU inter	rupt priority lev	el is greater th	nan 7			

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2, CORCON: CORE CONTROL REGISTER.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	_	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:				
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	NSTDIS	: Interrupt Nesting Disable bi	t	
bit 10	1 = Inter	rupt nesting is disabled rupt nesting is enabled	ι	
bit 14-7	Unimple	mented: Read as '0'		
bit 6	DIV0ERI	R: Arithmetic Error Status bit		
		error trap was caused by a error trap was not caused b		
bit 5	DMACE	RR: DMA Controller Error Sta	atus bit	
		controller error trap has occ		
bit 4	MATHER	RR: Arithmetic Error Status b	it	
		n error trap has occurred n error trap has not occurred		
bit 3	ADDRE	RR: Address Error Trap Statu	us bit	
		ess error trap has occurred ess error trap has not occurr	red	
bit 2	STKERF	R: Stack Error Trap Status bit		
		k error trap has occurred k error trap has not occurred		
bit 1	OSCFAI	L: Oscillator Failure Trap Sta	itus bit	
		llator failure trap has occurre llator failure trap has not occ		
bit 0	Unimple	mented: Read as '0'		

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI					_	
bit 15	Diei						bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP
bit 7				· · · · · · · · · · · · · · · · · · ·			bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14	1 = Use alterr 0 = Use stand DISI: DISI In 1 = DISI inst 0 = DISI inst	lard (default) struction Statu ruction is activ ruction is not a	vector table us bit ve active				
bit 13-5	Unimplemen				1.11		
bit 4	1 = Interrupt c 0 = Interrupt c	on negative econ positive ed	lge ge	Polarity Select			
bit 3	INT3EP: Exte 1 = Interrupt c 0 = Interrupt c	on negative ec	lge	Polarity Select	bit		
bit 2	INT2EP: Exte 1 = Interrupt c 0 = Interrupt c	on negative ec	lge	Polarity Select	bit		
bit 1	INT1EP: Exte 1 = Interrupt c 0 = Interrupt c	on negative ec	lge	Polarity Select	bit		
bit 0	INT0EP: Exter 1 = Interrupt c 0 = Interrupt c	on negative ec	lge	Polarity Select	bit		

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INTOIF				
bit 7							bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at I		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown				
bit 15	Unimplemen	ted: Read as	0'								
bit 14	DMA1IF: DM	A Channel 1 D	ata Transfer C	omplete Interr	upt Flag Status	bit					
		request has oc									
bit 13		request has no		unt Elea Otatu	- h:t						
DIL 13		request has oc	Complete Interr	upi riag Statu	SDI						
		request has no									
bit 12	U1TXIF: UAR	1TXIF: UART1 Transmitter Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
L:1 4 4	•	•		N-1							
bit 11		request has oc	nterrupt Flag S	Status Dit							
		request has no									
bit 10	SPI1IF: SPI1	Event Interrup	ot Flag Status b	oit							
		request has oc									
h# 0		request has no		h:t							
bit 9		request has oc	pt Flag Status I	DIL							
		request has no									
bit 8	T3IF: Timer3	Interrupt Flag	Status bit								
		request has oc									
h:+ 7		request has no									
bit 7		Interrupt Flag request has oc									
		request has no									
bit 6	OC2IF: Outpu	ut Compare Ch	nannel 2 Interru	upt Flag Status	s bit						
		request has oc									
	•	request has no									
bit 5		request has oc	el 2 Interrupt F	lag Status bit							
		request has oc									
bit 4	DMA01IF: DN	MA Channel 0	Data Transfer	Complete Inte	rrupt Flag Statu	ıs bit					
		request has oc									
	-	request has no									
bit 3		Interrupt Flag request has oc									

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA21IF
bit 15				·			bit 8
D 444 0	DAALO	DAVA	DAMA	DAVA		DAMA	DAMA
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IF bit 7	IC7IF	AD2IF	INT1IF	CNIF	—	MI2C1IF	SI2C1IF
							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		T2 Transmitte		g Status bit			
		equest has oc equest has no					
bit 14	•	RT2 Receiver l		Statua hit			
DIC 14		request has oc		Status Dit			
		equest has no					
bit 13	INT2IF: Exter	nal Interrupt 2	Flag Status bi	it			
		equest has oc equest has no					
bit 12		Interrupt Flag					
		equest has oc					
	0 = Interrupt r	equest has no	t occurred				
bit 11		Interrupt Flag					
	•	equest has oc equest has no					
bit 10	•	•		upt Flag Status	s bit		
	•	equest has oc					
	0 = Interrupt r	equest has no	t occurred				
bit 9	-	=		upt Flag Status	s bit		
		equest has oc equest has no					
bit 8		•		Complete Inte	rrupt Flag Statu	is hit	
bit 0		request has oc		Complete inte	indpi i lag otato	5 51	
		equest has no					
bit 7	IC8IF: Input C	Capture Chann	el 8 Interrupt l	Flag Status bit			
		equest has oc					
h # 0	•	equest has no		Elea Otatua hit			
bit 6		equest has oc		Flag Status bit			
		equest has oc equest has no					
bit 5	AD2IF: ADC2	2 Conversion C	omplete Inter	rupt Flag Statu	s bit		
		equest has oc		-			
		equest has no					
bit 4		nal Interrupt 1	-	it			
	1 = Interrupt r	equest has oc	curred				

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

- bit 3 **CNIF:** Input Change Notification Interrupt Flag Status bit 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T6IF	DMA4IF	—	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF
bit 7	10411	1031	DIVIASIE	CHE	CIRAIF	3FIZIF	bit (
Legend: R = Readab	la hit	\// = \//ritabla	h:+		monted hit read		
		W = Writable '1' = Bit is set		·0' = Bit is cle	mented bit, read		2014/2
-n = Value a	IPOR	I = DILIS SEL			areu	x = Bit is unki	nown
bit 15	T6IF: Timer6	Interrupt Flag	Status bit				
		request has oc					
	0 = Interrupt i	request has no	t occurred				
bit 14				Complete Interr	rupt Flag Status	bit	
		request has oc request has no					
bit 13	•	ted: Read as '					
bit 12	-	ut Compare Ch		unt Flag Status	s hit		
	•	request has oc		upt hag olalus	5 010		
		request has no					
bit 11	OC7IF: Output	ut Compare Ch	annel 7 Interr	upt Flag Status	s bit		
		request has oc request has no					
bit 10	OC6IF: Outpu	ut Compare Ch	annel 6 Interr	upt Flag Status	s bit		
		request has oc request has no					
bit 9	•	ut Compare Ch		upt Flag Status	s bit		
		request has oc request has no					
bit 8	•	Capture Chann		Flag Status bit			
	1 = Interrupt i	request has oc request has no	curred	0			
bit 7	•	Capture Chann		Flag Status bit			
	-	request has oc		5			
	0 = Interrupt i	request has no	t occurred				
bit 6	-	Capture Chann	•	Flag Status bit			
		request has oc request has no					
bit 5	IC3IF: Input C	Capture Channe	el 3 Interrupt I	Flag Status bit			
		request has oc					
	-	request has no					
bit 4				Complete Interi	rupt Flag Status	bit	
		request has oc request has no					
bit 3		Event Interrup		bit			
~		request has oc	-	~			
		request has no					

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit
	 Interrupt request has occurred Interrupt request has not occurred

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0		
—	—	DMA5IF	—	—	—	—	C2IF		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-14	-	ted: Read as '							
bit 13				Complete Interr	upt Flag Status	bit			
	•	request has oc request has no							
bit 12-9	-	ited: Read as '							
bit 8	-	2 Event Interrup		bit					
		request has oc	-						
	0 = Interrupt r	request has no	occurred						
bit 7		C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit							
	•	request has oc request has no							
bit 6	INT4IF: Exter	nal Interrupt 4	Flag Status bi	t					
		request has oc request has no							
bit 5	INT3IF: Exter	mal Interrupt 3	Flag Status bi	t					
		request has oc request has no							
bit 4	T9IF: Timer9	Interrupt Flag	Status bit						
	1 = Interrupt r	request has oc	curred						
	-	request has no							
bit 3		Interrupt Flag							
	•	request has oc request has no							
bit 2	-	2 Master Even		ag Status bit					
		request has oc	-	0					
	0 = Interrupt r	request has no	occurred						
bit 1		2 Slave Events		Status bit					
		request has oc request has no							
bit 0	-	Interrupt Flag							
	1 = Interrupt r	request has oc	curred						
	0 = Interrupt r	request has no	toccurred						

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	_	_	—	—	_	_	—			
bit 15		•	·			· ·	bit			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
C2TXIF	C1TXIF	DMA7IF	DMA6IF	_	U2EIF	U1EIF	_			
bit 7		1	I				bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15-8	Unimplemented: Read as '0'									
bit 7		AN2 Transmit D	•	nterrupt Flag S	Status bit					
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 6	•	•								
		AN1 Transmit D request has oc	•	nterrupt Flag a	Status Dit					
		request has no								
bit 5	•	IA Channel 7 D		Complete Interi	rupt Flag Status	s bit				
		request has oc		• • • • •						
		request has no								
bit 4	DMA6IF: DM	IA Channel 6 D	ata Transfer (Complete Interi	rupt Flag Status	s bit				
		request has oc								
	•	request has no								
bit 3	Unimplemer	nted: Read as '	0'							
bit 2		T2 Error Interru		bit						
		request has oc								
	•	request has no								
bit 1		T1 Error Interru		bit						
	•	request has oc request has no								
bit 0	•	ited: Read as '								
	ommplemen	neu. Nedu dS	U							

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

	REGISTER 7-10:	IEC0: INTERRUPT ENABLE CONTROL REGISTER 0
--	----------------	---

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15						- -	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE
bit 7	UCZIE	ICZIE	DIMAULE		OCTIE	ICTIE	bit 0
Louandi							
Legend: R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
		1 Bitle co	•	o Dicio dia			
bit 15	Unimplemen	ted: Read as	0'				
bit 14	DMA1IE: DM	A Channel 1 D	ata Transfer (Complete Interi	rupt Enable bit		
	•	request enable					
1:1.40	•	request not en					
bit 13		request enable	-	rupt Enable bit			
		request enable					
bit 12	U1TXIE: UAF	RT1 Transmitte	r Interrupt Ena	able bit			
		request enable					
	-	request not en					
bit 11		RT1 Receiver I	•	le bit			
	•	request enable request not en					
bit 10		Event Interrup					
		request enable					
		request not en					
bit 9		1 Error Interru					
		request enable request not en					
bit 8	•	Interrupt Enab					
		request enable					
	0 = Interrupt r	request not en	abled				
bit 7		Interrupt Enab					
		request enable request not en					
bit 6	•	•		upt Enable bit			
Sit 0		request enable					
		request not en					
bit 5	IC2IE: Input (Capture Chanr	el 2 Interrupt l	Enable bit			
		request enable					
bit 4	•	request not en		Complete Inter	runt Enghlo hit		
DIL 4		request enable			rupt Enable bit		
		request not en					
bit 3	T1IE: Timer1	Interrupt Enab	le bit				
		request enable					
	0 = Interrupt r	request not en	abled				

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IE	IC7IE	AD2IE	INT1IE	CNIE	_	MI2C1IE	SI2C1IE
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	U2TXIE: UAR	RT2 Transmitte	r Interrupt Ena	able bit			
		equest enable					
	•	equest not ena					
bit 14		RT2 Receiver I request enable		le bit			
		equest enable					
bit 13	•	nal Interrupt 2					
		equest enable					
	•	equest not ena					
bit 12		Interrupt Enab					
		equest enable equest not ena					
bit 11	•	Interrupt Enab					
		request enable					
	•	equest not en					
bit 10	OC4IE: Outpu	ut Compare Ch	annel 4 Interr	upt Enable bit			
		equest enable equest not ena					
bit 9	•	•		upt Enable bit			
		equest enable					
	0 = Interrupt r	equest not ena	abled				
bit 8				Complete Interr	rupt Enable bit		
		equest enable					
bit 7		equest not ena Capture Chann		Enable bit			
	-	equest enable					
		request not ena					
bit 6	IC7IE: Input C	Capture Chann	el 7 Interrupt	Enable bit			
	•	equest enable equest not ena					
bit 5	-	-		rupt Enable bit			
		equest enable	-				
	0 = Interrupt r	equest not ena	abled				
bit 4	INT1IE: Exter	nal Interrupt 1	Enable bit				
		equest enable					

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 3	CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 2	Unimplemented: Read as '0'
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit

- 1 = Interrupt request enabled
 - 0 =Interrupt request not enabled

REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T6IE	DMA4IE	_	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE				
bit 15		•	•		•		bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE				
bit 7							bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown				
bit 15	T6IE: Timer6	Interrupt Enab	le hit								
bit 15		request enable									
		request not ena									
bit 14	DMA4IE: DM	A Channel 4 D	ata Transfer (Complete Inter	rupt Enable bit						
		request enable									
bit 10		request not ena									
bit 13 bit 12	-	ted: Read as '		unt Enable bit							
	OC8IE: Output Compare Channel 8 Interrupt Enable bit 1 = Interrupt request enabled										
		request not ena									
bit 11	OC7IE: Output	OC7IE: Output Compare Channel 7 Interrupt Enable bit									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
1.1.40		•									
bit 10		ut Compare Ch request enable		upt Enable bit							
		request enable									
bit 9	OC5IE: Output Compare Channel 5 Interrupt Enable bit										
	1 = Interrupt ı	request enable request not ena	d								
bit 8	IC6IE: Input Capture Channel 6 Interrupt Enable bit										
		request enable request not ena									
bit 7	IC5IE: Input (Capture Chann	el 5 Interrupt l	Enable bit							
	•	1 = Interrupt request enabled									
	-	request not ena									
bit 6	-	Capture Chann		Enable bit							
		request enable request not ena									
bit 5	•	Capture Chann		Enable bit							
	-	request enable	-								
		request not ena									
bit 4		A Channel 3 D		Complete Inter	rupt Enable bit						
		request enable request not ena									
bit 3		l Event Interrup									
		request enable									
		request not ena									

REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	SPI2IE: SPI2 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	SPI2EIE: SPI2 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0				
	_	DMA5IE		—	—	_	C2IE				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE				
bit 7							bit				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15-14	Unimplemen	ted: Read as '	0'								
bit 13	DMA5IE: DM	A Channel 5 D	ata Transfer C	Complete Interr	upt Enable bit						
		equest enable									
h # 40 0		request not ena									
bit 12-9	-	ted: Read as '									
bit 8	C2IE: ECAN2 Event Interrupt Enable bit 1 = Interrupt request enabled										
		request enable									
bit 7	•	N2 Receive D		errupt Enable b	oit						
	1 = Interrupt request enabled										
	0 = Interrupt r	0 = Interrupt request not enabled									
bit 6		INT4IE: External Interrupt 4 Enable bit									
		request enable request not ena									
bit 5	INT3IE: External Interrupt 3 Enable bit										
		nterrupt request enabled nterrupt request not enabled									
bit 4	T9IE: Timer9 Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 3	T8IE: Timer8 Interrupt Enable bit										
		request enable request not ena									
bit 2	-	2 Master Even		nable bit							
		request enable									
		request not ena									
bit 1	SI2C2IE: I2C	2 Slave Events	Interrupt Ena	ble bit							
		equest enable									
	-	request not ena									
	TTIEL Timer7										
bit 0		Interrupt Enab request enable									

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	—	_		_	—				
bit 15							bit			
DANO	DAMA	DAMO	DAMA		DAMA	DAMO				
R/W-0 C2TXIE	R/W-0 C1TXIE	R/W-0 DMA7IE	R/W-0 DMA6IE	U-0	R/W-0 U2EIE	R/W-0 U1EIE	U-0			
bit 7	UTIXIE	DIMATE	DIVIAOIE	—	UZEIE	UTEIE	bit			
Legend:										
R = Readable bit		W = Writable		•	mented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15-8	Unimplement	ted: Read as '	o'							
bit 7	C2TXIE: ECAN2 Transmit Data Request Interrupt Enable bit									
	1 = Interrupt request enabled									
		equest not enable								
oit 6	C1TXIE: ECAN1 Transmit Data Request Interrupt Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt r	equest not ena	abled							
bit 5	DMA7IE: DMA Channel 7 Data Transfer Complete Enable Status bit									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
	•	•								
bit 4				Complete Enab	ole Status bit					
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 3	•	ted: Read as '								
bit 2	•									
	U2EIE: UART2 Error Interrupt Enable bit 1 = Interrupt request enabled									
		equest not ena								
bit 1	U1EIE: UART	1 Error Interru	pt Enable bit							
		equest enable								
	0 = Interrupt r	equest not ena	abled							
bit 0	Unimplemen	ted: Read as '	0'							

REGISTER 7-15: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		T1IP<2:0>		_		OC1IP<2:0>							
bit 15							bit						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		IC1IP<2:0>		—		INT0IP<2:0>							
bit 7							bit						
Legend:													
R = Readable	e bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'							
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own						
bit 15	Unimpleme	Unimplemented: Read as '0'											
bit 14-12		T1IP<2:0>: Timer1 Interrupt Priority bits											
	 111 = Interrupt is priority 7 (highest priority interrupt) 												
	•	•											
	•												
		upt is priority 1											
	000 = Interr	upt source is disa	abled										
bit 11	Unimpleme	nted: Read as 'o)'										
bit 10-8		OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits											
	111 = Interru	 111 = Interrupt is priority 7 (highest priority interrupt) 											
	•												
	001 = Interrupt is priority 1 000 = Interrupt source is disabled												
bit 7		nted: Read as 'o											
bit 6-4	-	Input Capture C		rrunt Priority h	ite								
		upt is priority 7 (h			10								
	•		ingricer priorit	y interrupt)									
	•												
	•	•											
		001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 3		nted: Read as '0											
bit 2-0	-	: External Interr		hits									
		upt is priority 7 (h											
	•		J	,									
	•												
	•	upt in priority 4											
		upt is priority 1 upt source is disa	abled										

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		T2IP<2:0>		—		OC2IP<2:0>						
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		IC2IP<2:0>				DMA0IP<2:0>						
bit 7							bit 0					
Legend:												
R = Readabl	e bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	Unimpleme	nted: Read as 'o)'									
bit 14-12 T2IP<2:0>: Timer2 Interrupt Priority bits												
511112	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•	•										
	001 = Interr	upt is priority 1										
		upt source is disa	abled									
bit 11	Unimpleme	nted: Read as 'o)'									
bit 10-8	OC2IP<2:0>	OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits										
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>											
	•											
	•											
		upt is priority 1 upt source is disa	abled									
bit 7		nted: Read as 'o										
bit 6-4	IC2IP<2:0>:	Input Capture C	hannel 2 Inte	errupt Priority b	oits							
		upt is priority 7 (ł										
	•	•										
	•											
	001 = Interr	• 001 = Interrupt is priority 1										
	000 = Interr	upt source is disa	abled									
bit 3	Unimpleme	nted: Read as 'o)'									
bit 2-0		0>: DMA Channe			e Interrupt Pric	ority bits						
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)								
	•											
	•											
		upt is priority 1										
	000 = Interr	upt source is disa	blod									

REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		U1RXIP<2:0>		—		SPI1IP<2:0>						
bit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		SPI1EIP<2:0>		—		T3IP<2:0>						
bit 7							bit					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown					
bit 15	Unimpleme	ented: Read as '	o'									
bit 14-12	-			Priority bits								
	U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•	aptic pronty . (.	geet pe.t	.,								
	•	•										
	• 001 - Interr	upt is priority 1										
		upt source is dis	abled									
bit 11	Unimpleme	ented: Read as '	0'									
bit 10-8	SPI1IP<2:0	>: SPI1 Event In	terrupt Priorit	y bits								
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>											
	•											
	•											
	001 = Interr	upt is priority 1										
		upt source is dis	abled									
bit 7	Unimpleme	ented: Read as 'o	0'									
bit 6-4	SPI1EIP<2:	0>: SPI1 Error Ir	nterrupt Priori	ty bits								
	111 = Interr	rupt is priority 7 (I	highest priorit	y interrupt)								
	•											
	•											
		upt is priority 1 upt source is dis	abled									
bit 3		ented: Read as '										
bit 2-0	-	Timer3 Interrupt										
		rupt is priority 7 (I	•	v interrupt)								
	•			.,								
	•											
	•	upt is priority 1										
	uuu = merr											

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	_	_	—	_		DMA1IP<2:0>	
bit 15					•		bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		AD1IP<2:0>		_		U1TXIP<2:0>	
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
	• • 001 = Interru	pt is priority 7 (pt is priority 1 pt source is dis		y monupt)			
bit 7		ited: Read as '					
bit 6-4	AD1IP<2:0>: 111 = Interru	ADC1 Convers pt is priority 7 (sion Complet highest priori	-	rity bits		
bit 3	Unimplemen	ted: Read as '	כ'				
bit 2-0		>: UART1 Trans pt is priority 7 (
	• • 001 = Interru						

REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

REGISTER 7-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_		CNIP<2:0>		—	—	_	_			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
0-0	FX/ V V- I	MI2C1IP<2:0>		0-0	FV/VV-1	SI2C1IP<2:0>	K/W-U			
 bit 7		WIZC TF \2.0>		—		3120 TIF \2.0>	bit (
							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow						nown				
bit 15	Unimpleme	nted: Read as '	0'							
bit 14-12	CNIP<2:0>:	Change Notifica	ation Interrupt	Priority bits						
	111 = Interro	upt is priority 7 (highest priori	ty interrupt)						
	•									
	•									
	001 = Interru	001 = Interrupt is priority 1								
	000 = Interru	upt source is dis	abled							
bit 11-7		upt source is dis nted: Read as '								
bit 11-7 bit 6-4	Unimpleme	-	0'	rupt Priority bits	3					
	Unimpleme MI2C1IP<2:	nted: Read as '	^{0'} Events Inter		5					
	Unimpleme MI2C1IP<2:	nted: Read as ' 0>: I2C1 Master	^{0'} Events Inter		3					
	Unimpleme MI2C1IP<2:	nted: Read as ' 0>: I2C1 Master	^{0'} Events Inter		3					
	Unimpleme MI2C1IP<2: 111 = Interro • •	nted: Read as ' 0>: I2C1 Master upt is priority 7 (^{0'} Events Inter		3					
	Unimpleme MI2C1IP<2: 111 = Intern • • • • • •	nted: Read as ' 0>: I2C1 Master	^{0'} ⁻ Events Inter highest priori		3					
bit 6-4	Unimpleme MI2C1IP<2: 111 = Intern	nted: Read as ' 0>: I2C1 Master upt is priority 7 (upt is priority 1	₀ ' ⁻ Events Inter highest priori abled		5					
	Unimpleme MI2C1IP<2: 111 = Intern • • • 001 = Intern 000 = Intern Unimpleme	nted: Read as ' 0>: I2C1 Master upt is priority 7 (upt is priority 1 upt source is dis	^{o'} ⁻ Events Inter highest priori abled o'	ty interrupt)	3					
bit 6-4 bit 3	Unimpleme MI2C1IP<2:: 111 = Intern	nted: Read as ' 0>: I2C1 Master upt is priority 7 (upt is priority 1 upt source is dis nted: Read as '	0' Events Inter highest priori abled 0' Events Interru	ty interrupt) pt Priority bits	3					
bit 6-4 bit 3	Unimpleme MI2C1IP<2:: 111 = Intern	nted: Read as ' 0>: I2C1 Master upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' D>: I2C1 Slave E	0' Events Inter highest priori abled 0' Events Interru	ty interrupt) pt Priority bits	3					
bit 6-4 bit 3	Unimpleme MI2C1IP<2:: 111 = Intern	nted: Read as ' 0>: I2C1 Master upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' D>: I2C1 Slave E	0' Events Inter highest priori abled 0' Events Interru	ty interrupt) pt Priority bits	3					
bit 6-4 bit 3	Unimpleme MI2C1IP<2: 111 = Intern	nted: Read as ' 0>: I2C1 Master upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' D>: I2C1 Slave E	0' Events Inter highest priori abled 0' Events Interru	ty interrupt) pt Priority bits	3					

© 2009 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		IC8IP<2:0>		—		IC7IP<2:0>						
bit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		AD2IP<2:0>		—		INT1IP<2:0>						
bit 7							bit					
Legend:												
R = Readab	le bit	W = Writable I	oit	U = Unimplei	mented bit, rea	ad as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	Unimpleme	nted: Read as 'o)'									
bit 14-12	IC8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits											
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>											
	•											
	•											
		upt is priority 1 upt source is disa	abled									
bit 11		nted: Read as 'o										
bit 10-8	IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits											
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>											
	•											
	•											
		upt is priority 1 upt source is disa	abled									
bit 7	Unimpleme	nted: Read as 'o)'									
bit 6-4	AD2IP<2:0>	-: ADC2 Convers	ion Complet	e Interrupt Prio	rity bits							
	111 = Interrupt is priority 7 (highest priority interrupt)											
	:											
	•											
		upt is priority 1 upt source is disa	abled									
bit 3		nted: Read as '										
bit 2-0	-	>: External Interr		bits								
		upt is priority 7 (I										
	•											
	•											
		upt is priority 1										
		upt source is dis										

REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
		T4IP<2:0>		—		OC4IP<2:0>							
bit 15							bit 8						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
		OC3IP<2:0>		—		DMA2IP<2:0>							
bit 7							bit						
Legend:													
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own						
bit 15	Unimpleme	nted: Read as '	כי										
bit 14-12	-	Timer4 Interrupt											
	111 = Interr	111 = Interrupt is priority 7 (highest priority interrupt)											
	•												
	•												
		upt is priority 1											
		upt source is dis											
bit 11	-	nted: Read as 'o											
bit 10-8		OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	111 = Interr	 Interrupt is priority 7 (nignest priority interrupt) • 											
	•												
	•												
		upt is priority 1 upt source is dis	ahlad										
bit 7		nted: Read as '											
bit 6-4	-			Interrupt Prior	itv bits								
		OC3IP<2:0>: Output Compare Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•		5 1	, ,									
	•												
	• 001 = Intern	upt is priority 1											
		upt source is dis	abled										
bit 3	Unimpleme	nted: Read as 'o	o'										
bit 2-0	DMA2IP<2:	0>: DMA Channe	el 2 Data Trar	nsfer Complete	e Interrupt Pric	ority bits							
	111 = Interr	upt is priority 7 (I	highest priorit	y interrupt)									
	•												
	•												
	001 - Intorr												
		upt is priority 1 upt source is dis											

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		U2TXIP<2:0>		U2RXIP<2:0>								
bit 15	·			•	•		bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	10.00-1	INT2IP<2:0>	10,00-0		1	T5IP<2:0>	1000-0					
bit 7							bit					
Legend:												
R = Readable bit		W = Writable bit		U = Unimplei	mented bit, rea	ad as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow		nown						
bit 15	Unimpleme	ented: Read as ')'									
bit 14-12	U2TXIP<2:0>: UART2 Transmitter Interrupt Priority bits											
	•	 111 = Interrupt is priority 7 (highest priority interrupt) • 										
	•											
	• 001 = Interrupt is priority 1											
	000 = Interrupt source is disabled											
bit 11	Unimpleme	ented: Read as 'o)'									
bit 10-8	U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	001 = Interrupt is priority 1											
		rupt source is dis										
bit 7	-	ented: Read as 'o										
bit 6-4	INT2IP<2:0>: External Interrupt 2 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	•											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 3		ented: Read as '										
bit 2-0	T5IP<2:0>: Timer5 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	-											
	001 = Interr	rupt is priority 1										

REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

REGISTER 7-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—	C1IP<2:0>			—		C1RXIP<2:0>						
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		SPI2IP<2:0>		_		SPI2EIP<2:0>						
bit 7							bit					
Legend:												
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'								
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unk			own					
bit 15	-	Unimplemented: Read as '0'										
bit 14-12		C1IP<2:0>: ECAN1 Event Interrupt Priority bits										
	•	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•	•										
	•											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
1.10.44		-										
bit 11	-	nted: Read as 'o			,,							
bit 10-8	C1RXIP<2:0>: ECAN1 Receive Data Ready Interrupt Priority bits											
	<pre>111 = Interrupt is priority 7 (highest priority interrupt) .</pre>											
	•											
	•	•										
		001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 7		nted: Read as 'o										
bit 6-4	-			v bits								
	SPI2IP<2:0>: SPI2 Event Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•		0 1									
	•											
	• 001 = Interrupt is priority 1											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 3		nted: Read as 'o										
bit 2-0	-	SPI2EIP<2:0>: SPI2 Error Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•		•									
	•											
	• 001 - Interr	upt is priority 1										
		upt is priority i upt source is disa	abled									

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		IC5IP<2:0>		—		IC4IP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		IC3IP<2:0>				DMA3IP<2:0>					
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15	Unimpleme	nted: Read as 'o)'								
bit 14-12		Input Capture C			its						
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•										
	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
L:1 44		-									
bit 11	Unimplemented: Read as '0'										
bit 10-8	IC4IP<2:0>: Input Capture Channel 4 Interrupt Priority bits										
	 111 = Interrupt is priority 7 (highest priority interrupt) • 										
	•										
	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 7		nted: Read as 'o									
bit 6-4	-			errupt Priority b	its						
	IC3IP<2:0>: Input Capture Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•		•								
	•										
	• 001 = Interrupt is priority 1										
	000 = Interrupt source is disabled										
bit 3	Unimpleme	nted: Read as 'o)'								
bit 2-0	DMA3IP<2:	0>: DMA Channe	el 3 Data Tra	nsfer Complete	e Interrupt Pric	ority bits					
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interr	upt is priority 1									
		upt source is disa									

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

REGISTER 7-25: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		OC7IP<2:0>	-	_		OC6IP<2:0>	-					
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		OC5IP<2:0>				IC6IP<2:0>						
bit 7							bit 0					
Legend:												
R = Readable bit		W = Writable	bit	U = Unimple	mented bit, rea	d as '0'						
-n = Value at POR		'1' = Bit is set				x = Bit is unkn	own					
							-					
bit 15	Unimpleme	Unimplemented: Read as '0'										
bit 14-12	OC7IP<2:0	OC7IP<2:0>: Output Compare Channel 7 Interrupt Priority bits										
	111 = Interr	111 = Interrupt is priority 7 (highest priority interrupt)										
	•											
	•	•										
		001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 11		-										
bit 10-8	Unimplemented: Read as '0'											
Dit 10-0		OC6IP<2:0>: Output Compare Channel 6 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•	•										
	•											
	• 001 = Interr	• 001 = Interrupt is priority 1										
		000 = Interrupt source is disabled										
bit 7	Unimpleme	ented: Read as '	0'									
bit 6-4	OC5IP<2:0>: Output Compare Channel 5 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 3		-										
bit 2-0	Unimplemented: Read as '0' IC6IP<2:0>: Input Capture Channel 6 Interrupt Priority bits											
bit Z-0		111 = Interrupt is priority 7 (highest priority interrupt)										
	•	- I I / (5	,								
	•											
	• 001 = Interr	rupt is priority 1										
		rupt source is dis	abled									

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		T6IP<2:0>				DMA4IP<2:0>					
bit 15							bit				
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
	—		—	_		OC8IP<2:0>	L:4				
bit 7							bit				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	ıd as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
hit 1 <i>5</i>		tody Dood on (o'								
bit 15		ted: Read as '									
bit 14-12	T6IP<2:0>: Timer6 Interrupt Priority bits										
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interru	nt courco ic die	مامام								
	-										
	Unimplemen	ted: Read as '	0'								
	Unimplemen DMA4IP<2:0>	ted: Read as ' >: DMA Chann	o' el 4 Data Trai		e Interrupt Prio	rity bits					
	Unimplemen DMA4IP<2:0>	ted: Read as '	o' el 4 Data Trai		Interrupt Prio	rity bits					
	Unimplemen DMA4IP<2:0>	ted: Read as ' >: DMA Chann	o' el 4 Data Trai		Interrupt Prio	rity bits					
bit 11 bit 10-8	Unimplemen DMA4IP<2:0>	ted: Read as ' >: DMA Chann	o' el 4 Data Trai		e Interrupt Prio	rity bits					
	Unimplemen DMA4IP<2:0>	ted: Read as ' >: DMA Chann ot is priority 7 (l	o' el 4 Data Trai		e Interrupt Prio	rity bits					
	Unimplemen DMA4IP<2:0> 111 = Interrup • • • • • • •	ted: Read as ' >: DMA Chann ot is priority 7 (l	^{o'} el 4 Data Trai highest priorit		Interrupt Prio	rity bits					
bit 10-8	Unimplemen DMA4IP<2:03 111 = Interrup • • • • • • • • • • • • • • • • • • •	ted: Read as ' >: DMA Chann ot is priority 7 (l ot is priority 1	^{o'} el 4 Data Trar highest priorit abled		e Interrupt Prio	rity bits					
	Unimplemen DMA4IP<2:02 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen	ted: Read as ' >: DMA Chann ot is priority 7 (ot is priority 1 ot source is dis	o' el 4 Data Trar highest priorit abled o'	y interrupt)		rity bits					
bit 10-8 bit 7-3	Unimplemen DMA4IP<2:03 111 = Interrup • • • • • • • • • • • • • • • • • • •	ted: Read as ' >: DMA Chann ot is priority 7 (ot is priority 1 ot source is dis ted: Read as '	^{D'} el 4 Data Trar highest priorit abled D' are Channel 8	y interrupt) Interrupt Prior		rity bits					
bit 10-8 bit 7-3	Unimplemen DMA4IP<2:03 111 = Interrup • • • • • • • • • • • • • • • • • • •	ted: Read as ' >: DMA Chann ot is priority 7 (ot is priority 1 ot source is dis ted: Read as ' Output Compa	^{D'} el 4 Data Trar highest priorit abled D' are Channel 8	y interrupt) Interrupt Prior		rity bits					
bit 10-8 bit 7-3	Unimplemen DMA4IP<2:03 111 = Interrup • • • • • • • • • • • • • • • • • • •	ted: Read as ' >: DMA Chann ot is priority 7 (ot is priority 1 ot source is dis ted: Read as ' Output Compa	^{D'} el 4 Data Trar highest priorit abled D' are Channel 8	y interrupt) Interrupt Prior		rity bits					
bit 10-8 bit 7-3	Unimplemen DMA4IP<2:03 111 = Interrup • • • • • • • • • • • • • • • • • • •	ted: Read as ' >: DMA Chann ot is priority 7 (ot is priority 1 ot source is dis ted: Read as ' Output Compa ot is priority 7 (^{D'} el 4 Data Trar highest priorit abled D' are Channel 8	y interrupt) Interrupt Prior		rity bits					

REGISTER 7-26: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

REGISTER 7-27: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T8IP<2:0>		—		MI2C2IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	10/00-1	SI2C2IP<2:0>	11/00-0	0-0	10,00-1	T7IP<2:0>	11/00-0
bit 7		0120211 12.0				1111 -2.0	bit
Legend:							
R = Readabl		W = Writable		-	mented bit, rea		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl€	eared	x = Bit is unkr	iown
bit 15	Unimpleme	ented: Read as '	0'				
bit 14-12	T8IP<2:0>:	Timer8 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (I	highest priorit	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 11	-	ented: Read as '					
bit 10-8		0>: I2C2 Master			5		
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	ahled				
bit 7		ented: Read as '					
bit 6-4	-	0>: I2C2 Slave E		ot Priority bits			
		upt is priority 7 (I					
	•		•	• • • •			
	•						
		upt is priority 1					
		upt source is dis					
bit 3	-	nted: Read as '					
bit 2-0		Timer7 Interrupt	-				
	111 = Interr	upt is priority 7 (I	nignest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
			anicu				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		C2RXIP<2:0>		—		INT4IP<2:0>				
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	N/W-1	INT3IP<2:0>	N/W-U		FV/VV-1	T9IP<2:0>	N/W-0			
bit 7		111101 2.02				1511 \2.02	bit			
							Dit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	Unimalama	nted: Dood oo (o'							
	-	ented: Read as '		adv Interrupt Dr	iority bito					
bit 14-12		0>: ECAN2 Rece		•	ionly bits					
	•	upt is priority 7 (nignest phon	ty interrupt)						
	•									
	•									
		upt is priority 1								
		upt source is dis								
bit 11	Unimplemented: Read as '0'									
bit 10-8	INT4IP<2:0>: External Interrupt 4 Priority bits									
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)						
	•									
	•									
	001 = Interr	upt is priority 1								
		upt source is dis	abled							
bit 7	Unimpleme	nted: Read as '	0'							
bit 6-4	INT3IP<2:0>: External Interrupt 3 Priority bits									
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)						
	•									
	•									
	• 001 = Interrupt is priority 1									
		upt source is dis	abled							
bit 3		nted: Read as '								
bit 2-0	-	Timer9 Interrupt								
51(20		upt is priority 7 (-	tv interrupt)						
	•									
	•									
	•	<i>.</i>								
		upt is priority 1 upt source is dis	ablad							

REGISTER 7-29: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—		C2IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-3 Unimplemented: Read as '0'

C2IP<2:0>: ECAN2 Event Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

bit 2-0

001 = Interrupt is priority 1 000 = Interrupt source is disabled

U-0 U-0</th

bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		DMA5IP<2:0>			—	—	—
bit 7							bit 0
Logondy							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	DMA5IP<2:0>: DMA Channel 5 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)
	001 = Interrupt is priority 1 000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

U-0

REGISTER 7-31: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
	—	—		—		U2EIP<2:0>		
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
		U1EIP<2:0>						
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, rea		s '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own	
bit 15-11	Unimplemen	ted: Read as 'o)'					
bit 10-8		UART2 Error Ir	•	•				
	111 = Interru	pt is priority 7 (ł	nighest priorit	ty interrupt)				
	•							
	•							
	001 = Interru	pt is priority 1						
	000 = Interru	pt source is disa	abled					
bit 7	-	ted: Read as '0						
bit 7 bit 6-4	Unimplemen)'	ity bits				
	Unimplemen U1EIP<2:0>:	ted: Read as 'o) [,] nterrupt Prior	•				
	Unimplemen U1EIP<2:0>:	ted: Read as 'd UART1 Error Ir) [,] nterrupt Prior	•				
	Unimplemen U1EIP<2:0>:	ted: Read as 'd UART1 Error Ir) [,] nterrupt Prior	•				
	Unimplemen U1EIP<2:0>: 111 = Interru • •	ted: Read as 'o UART1 Error Ir pt is priority 7 (h) [,] nterrupt Prior	•				
	Unimplemen U1EIP<2:0>: 111 = Interru	ted: Read as 'o UART1 Error Ir pt is priority 7 (h)' hterrupt Prior highest priorit	•				

© 2009 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	C2TXIP<2:0>				C1TXIP<2:0>					
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		DMA7IP<2:0>		-		DMA6IP<2:0>				
bit 7							bit (
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		ʻ0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	Unimpleme	nted: Read as '	כ'							
bit 14-12	C2TXIP<2:0	>: ECAN2 Trans	smit Data Re	quest Interrupt	Priority bits					
	111 = Interru	upt is priority 7 (I	highest priori	ty interrupt)						
	•									
	•									
		upt is priority 1								
		upt source is dis								
bit 11	•	nted: Read as '								
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	111 = Interru •	upt is priority 7 (i	nignest priori	ty interrupt)						
	•									
	•									
		upt is priority 1 upt source is dis	ahlad							
bit 7		nted: Read as '								
bit 6-4	-	>: DMA Channe		nsfer Complete	- Interrunt Prio	rity hits				
	 111 = Interrupt is priority 7 (highest priority interrupt) • 									
	•									
	• 001 = Interrupt is priority 1									
		upt source is dis	abled							
bit 3	Unimpleme	nted: Read as '	כ'							
bit 2-0		>: DMA Channe			e Interrupt Prio	rity bits				
	111 = Interru	upt is priority 7 (I	highest priori	ty interrupt)						
	•									
	•									
		upt is priority 1								
		upt source is dis								

REGISTER 7-32: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17

REGISTER 7-33: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
0-0	0-0		0-0			R<3:0>	11-0
 bit 15	_	—			IL	N~3.02	bit 8
DIL 15							DILO
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_				VECNUM<6:0	>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, re	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15-12	Unimpleme	nted: Read as 'o	o'				
bit 11-8		ew CPU Interru		el bits			
	1111 = CPU	Interrupt Priorit	y Level is 15				
	•						
	•						
		Interrupt Priority					
		Interrupt Priorit	5				
bit 7	Unimpleme	nted: Read as '	כ'				
bit 6-0		:0>: Vector Num		• •			
	1111111 =	Interrupt Vector	pending is nu	mber 135			
	•						
	•						
		Interrupt Vector	•				
	0000000 =	Interrupt Vector	pending is nu	mber 8			

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value 0x0E with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

8.0 DIRECT MEMORY ACCESS (DMA)

Note:	This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A
	family of devices. However, it is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "PIC24H Fam-
	ily Reference Manual", Section 22.
	"Direct Memory Access (DMA)"
	(DS70223), which is available from the
	Microchip website (www.microchip.com).

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal intervention. The CPU DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and, therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The PIC24HJXXXGPX06A/X08A/X10A peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

TABLE 8-1 :	PERIPHERALS WITH DMA
	SUPPORT

Peripheral	IRQ Number
INT0	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Word or byte sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- Automatic or manual initiation of block transfers
- Each channel can select from 19 possible sources of data sources or destinations.

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS Peripheral Indirect Address **DMA** Controller DMA 1 Ready DMA Control DMA I DMA RAM SRAM Peripheral 3 Channels I 1 PORT 1 PORT 2 Т CPU DMA 1 SRAM X-Bus DMA DS Bus CPU Peripheral DS Bus CPU DMA CPU DMA Non-DMA DMA DMA CPU Ready Ready Ready Peripheral Peripheral 2 Peripheral 1 Note: CPU and DMA address buses are not shown for clarity.

8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address Offset register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address Offset register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1 are common to all DMAC channels.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0			
CHEN	SIZE	DIR	HALF	NULLW			—			
bit 15							bit			
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
_		-	E<1:0>	_	_	MODE	-			
bit 7							bit			
Logondu										
Legend: R = Readable	o hit	W = Writable	hit		mented bit, rea	d as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn				
	FOR				aleu		IOWIT			
bit 15	CHEN: Chan	nel Enable bit								
	1 = Channel e 0 = Channel e									
bit 14	SIZE: Data Ti	ransfer Size bit								
	1 = Byte 0 = Word									
bit 13	DIR: Transfer	Direction bit (source/destina	ation bus selec	t)					
				to peripheral ac DMA RAM ac						
bit 12	HALF: Early	HALF: Early Block Transfer Complete Interrupt Select bit								
			•	•	f the data has b he data has be					
bit 11	NULLW: Null	Data Peripher	al Write Mode	Select bit						
	1 = Null data 0 = Normal oj		eral in additio	n to DMA RAM	write (DIR bit	must also be cle	ar)			
bit 10-6	Unimplemen	ted: Read as '	0'							
bit 5-4	AMODE<1:0	>: DMA Chann	el Operating I	Node Select bit	ts					
	01 = Register	ed ral Indirect Ado ^r Indirect witho ^r Indirect with F	ut Post-Incren	nent mode						
bit 3-2	Unimplemen	ted: Read as '	0'							
bit 1-0	MODE<1:0>:	DMA Channel	Operating M	ode Select bits						
	10 = Continue 01 = One-She	ot, Ping-Pong r ous, Ping-Pong ot, Ping-Pong r ous, Ping-Pong	g modes enab nodes disable	led ed	ansfer from/to	each DMA RAM	buffer)			

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0						
FORCE ⁽¹⁾	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0						
	IRQSEL6 ⁽²⁾	IRQSEL5 ⁽²⁾	IRQSEL4 ⁽²⁾	IRQSEL3 ⁽²⁾	IRQSEL2 ⁽²⁾	IRQSEL1 ⁽²⁾	IRQSEL0 ⁽²⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **FORCE:** Force DMA Transfer bit⁽¹⁾

1 = Force a single DMA transfer (Manual mode)

0 = Automatic DMA transfer initiation by DMA request

bit 14-7 Unimplemented: Read as '0'

- bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits⁽²⁾ 0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ
 - **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.

2: Please see Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

REGISTER 8-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER A

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown		

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER B

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as				d as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = B		x = Bit is unkr	nown				

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

© 2009 Microchip Technology Inc.

REGISTER 8-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAI)<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	pit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknowr		nown	

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—		—	_	—	—	CNT<	9:8> ⁽²⁾
bit 15	·			·			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	<7:0> ⁽²⁾			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PWCOL7 | PWCOL6 | PWCOL5 | PWCOL4 | PWCOL3 | PWCOL2 | PWCOL1 | PWCOL0 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| XWCOL7 | XWCOL6 | XWCOL5 | XWCOL4 | XWCOL3 | XWCOL2 | XWCOL1 | XWCOL0 |
| bit 7 | | | | | | | bit 0 |

Legend:		C = Clear only bit		
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	PWCOL	7: Channel 7 Peripheral Writ	te Collision Flag bit	
		e collision detected rrite collision detected		
bit 14		6: Channel 6 Peripheral Writ collision detected	te Collision Flag bit	
		rite collision detected		
bit 13	PWCOL	5: Channel 5 Peripheral Writ	te Collision Flag bit	
		e collision detected rrite collision detected		
bit 12		4: Channel 4 Peripheral Writ	te Collision Flag bit	
		e collision detected rrite collision detected		
bit 11	PWCOL	3: Channel 3 Peripheral Writ	te Collision Flag bit	
		e collision detected rrite collision detected		
bit 10		2: Channel 2 Peripheral Writ	te Collision Flag bit	
		collision detected		
bit 9	PWCOL	1: Channel 1 Peripheral Writ	te Collision Flag bit	
		e collision detected rrite collision detected		
bit 8	PWCOL	0: Channel 0 Peripheral Writ	te Collision Flag bit	
		e collision detected rrite collision detected		
bit 7		7: Channel 7 DMA RAM Wri	te Collision Flag hit	
	1 = Write	collision detected rite collision detected		
bit 6		6: Channel 6 DMA RAM Wri	te Collision Flag bit	
		e collision detected rrite collision detected		
bit 5		5: Channel 5 DMA RAM Wri	te Collision Flag bit	
		e collision detected rrite collision detected		
bit 4	XWCOL	4: Channel 4 DMA RAM Wri	te Collision Flag bit	
	1 = Write	collision detected		

0 =No write collision detected

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit
	 1 = Write collision detected 0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

REGISTER 8-8: DMACS1: DMA CONTROLLER STATUS REGISTER 1

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1					
—	LSTCH<3:0>					H<3:0>						
bit 15							bit 8					
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0					
bit 7	PP310	PP515	PP514	PP313	PP512	PP511	bit (
							Dit C					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15-12	Unimplemen	ted: Read as '	0'									
bit 11-8		: Last DMA Ch										
		MA transfer ha	s occurred sin	ce system Res	set							
		1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 7										
	0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6											
	0101 = Last data transfer was by DMA Channel 5											
		0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3										
		data transfer w data transfer w										
		data transfer w										
		data transfer w										
bit 7	PPST7: Char	nnel 7 Ping-Poi	ng Mode Statu	s Flag bit								
		B register sele										
bit 6		A register seled nnel 6 Ping-Pol		e Elag hit								
		B register sele	-	S Flag bit								
		A register selec										
bit 5	PPST5: Char	nnel 5 Ping-Poi	ng Mode Statu	s Flag bit								
		B register sele										
L:1		A register selec		o Elos hit								
bit 4		PPST4: Channel 4 Ping-Pong Mode Status Flag bit 1 = DMA4STB register selected										
		A register selec										
bit 3		nnel 3 Ping-Poi		s Flag bit								
		B register selec										
bit 2		A register seled anel 2 Ping-Poi		s Elag hit								
		B register sele	-	ST lag bit								
		A register selec										
bit 1		nnel 1 Ping-Poi		s Flag bit								
		B register sele	-	-								
	0 = DMA1ST	A register selec	cted									
bit 0	PPST0: Char	nnel 0 Ping-Poi	ng Mode Statu	s Flag bit								
		B register sele										
	0 = DMA0ST	A register seled	cted									

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			ı	

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 7. *"Oscillator"* (DS70227), which is available from the Microchip website (www.microchip.com).

The PIC24HJXXXGPX06A/X08A/X10A oscillator system provides:

 Various external and internal oscillator options as clock sources

- An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- The internal FRC oscillator can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- · Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 9-1.




FIGURE 9-1: PIC24HJXXXGPX06A/X08A/X10A OSCILLATOR SYSTEM DIAGRAM

9.1 CPU Clocking System

There are seven system clock options provided by the PIC24HJXXXGPX06A/X08A/X10A:

- FRC Oscillator
- · FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- 1. XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 2. HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 3. EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration"**.

The FRC frequency depends on the FRC accuracy (see Table 24-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 21.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the PIC24HJXXXGPX06A/ X08A/X10A architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

 $FCY = \frac{FOSC}{2}$

9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$$

XT WITH PLL MODE

= 40 MIPS

EXAMPLE

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \left(\frac{10000000 \cdot 32}{2 \cdot 2} \right)$

EQUATION 9-3:

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

FIGURE 9-2: PIC24HJXXXGPX06A/X08A/X10A PLL BLOCK DIAGRAM




TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y			
		COSC<2:0>				NOSC<2:0> ⁽²⁾				
bit 15							bit 8			
R/W-0	U-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0			
CLKLOCK		LOCK		CF		LPOSCEN	OSWEN			
bit 7						-	bit (
Legend:		v = Value set	from Configur	ation bits on P	OR	C = Clear only	v bit			
R = Readable	bit	W = Writable	•		nented bit, rea	-				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
bit 15 bit 14-12	-	nted: Read as ' Current Oscilla								
	001 = Fast R 010 = Primar 011 = Primar 100 = Secon 101 = Low-P 110 = Fast R	C oscillator (FF C oscillator (FF ry oscillator (XT ry oscillator (XT dary oscillator (XT dary oscillator (ower RC oscillator (FF C oscillator (FF	RC) with PLL , HS, EC) , HS, EC) with SOSC) ator (LPRC) RC) with Divide	e-by-16						
bit 11		C oscillator (FF ted: Read as '	-	е-ру-п						
bit 10-8	NOSC<2:0>: New Oscillator Selection bits ⁽²⁾									
	001 = Fast R 010 = Primar 011 = Primar 100 = Secon 101 = Low-P 110 = Fast R	C oscillator (FF C oscillator (FF ry oscillator (XT ry oscillator (XT dary oscillator (ower RC oscillator C oscillator (FF C oscillator (FF	RC) with PLL , HS, EC) , HS, EC) with SOSC) ator (LPRC) RC) with Divide	e-by-16						
bit 7	1 = If (FCKS If (FCKS	Clock Lock Ena MO = 1), then c MO = 0), then c d PLL selectior	lock and PLL lock and PLL	configurations	may be modif					
bit 6		nted: Read as '			2					
bit 5	-	_ock Status bit (
	1 = Indicates	s that PLL is in I s that PLL is ou	ock, or PLL s	•		L is disabled				
bit 4		nted: Read as '			-					
bit 3		ail Detect bit (rea		plication)						
		as detected clo as not detected		-						

Iote 1: Writes to this register require an unlock sequence. Refer to **Section 7. "Oscillator**" (DS70227) in the *"PIC24H Family Reference Manual"* (available from the Microchip website) for details.

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit
	1 = Enable secondary oscillator
	0 = Disable secondary oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Request oscillator switch to selection specified by NOSC<2:0> bits

- 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to Section 7. "Oscillator" (DS70227) in the "PIC24H Family Reference Manual" (available from the Microchip website) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>				
bit 15							bit 8			
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PLLPC	DST<1:0>	_			PLLPRE<4:0>					
bit 7							bit 0			
Legend:		v = Value set f	rom Configu	ration bits on PO	R					
R = Readable	≏ hit	W = Writable b	-	U = Unimplem		as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn				
	FUR				ieu		IOWIT			
bit 15		or on Interrupt hit								
DIT 15		er on Interrupt bit ts will clear the D		ad the processor	clock/poripho	al clock ratio is	sot to 1.1			
		ts have no effect			ciock/periprier	al clock ratio is				
bit 14-12	•	: Processor Cloc								
	000 = Fcy/1									
	001 = FCY/2	2								
	010 = FCY/4									
		011 = Fcy/8 (default)								
	100 = FCY/1									
	101 = FCY/3 110 = FCY/6									
	110 = FCY/0 111 = FCY/1									
bit 11		ZE Mode Enable	e bit ⁽¹⁾							
	1 = DOZE<	2:0> field specifie	es the ratio b		heral clocks a	nd the process	or clocks			
bit 10-8		0>: Internal Fast								
	000 = FRC	divide by 1 (defa	ult)							
	001 = FRC		/							
	010 = FRC (•								
	011 = FRC (
	100 = FRC divide by 16 101 = FRC divide by 32									
	101 = FRC (110 = FRC (•								
		divide by 256								
bit 7-6		1:0>: PLL VCO C	Dutput Divide	er Select bits (als	o denoted as '	N2'. PLL posts	caler)			
	00 = Output		adpart 211.ac			, poolo				
	01 = Output									
	10 = Reserv									
	11 = Output	/8								
bit 5	Unimpleme	nted: Read as '0	,							
bit 4-0	PLLPRE<4:	0>: PLL Phase D	Detector Inpu	it Divider bits (als	o denoted as	'N1', PLL preso	aler)			
	00000 = Inp 00001 = Inp	out/2 (default) out/3								
	•									
	•									
	•									
	•									

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	_	_	—	—	PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLDI	V<7:0>			
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-9	Unimplemer	nted: Read as 'o)'				
bit 8-0	PLLDIV<8:0	>: PLL Feedbac	k Divisor bits	(also denoted	as 'M', PLL mu	ltiplier)	
	000000000	= 2					
	000000001	= 3					
	00000010	= 4					
	•						
	•						
	•						
	000110000	= 50 (default)					
	•						
	•						
	•						

11111111 = 513

© 2009 Microchip Technology Inc.

OSCTUN: FRC OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
			_				_			
bit 15						•	bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
				TUN	<5:0> ⁽¹⁾					
bit 7							bit C			
Legend:										
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15-6	Unimplemen	ted: Read as 'd)'							
bit 5-0	TUN<5:0>: FI	RC Oscillator T	uning bits ⁽¹⁾							
		nter frequency	· ·	,						
	011110 = Ce	nter frequency	+ 11.25% (8.2	20 MHz)						
	•									
		nter frequency								
	000000 = Center frequency (7.37 MHz nominal)									
	111111 = Center frequency – 0.375% (7.345 MHz)									
	•									
	•									
		nter frequency								
	100000 = Ce	nter frequency	– 12% (6.49	WHZ)						

- Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

REGISTER 9-4:

9.2 Clock Switching Operation

Applications are free to switch between any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, PIC24HJXXXGPX06A/X08A/X10A devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 21.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.2.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: Refer to Section 7. "Oscillator" (DS70227) in the "PIC24H Family Reference Manual" for details.

9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

If an oscillator failure occurs, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

NOTES:

10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 9. "Watchdog Timer and Power-Saving Modes" (DS70236), which is available from the Microchip website (www.microchip.com).

The PIC24HJXXXGPX06A/X08A/X10A devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJXXXGPX06A/X08A/X10A devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

PIC24HJXXXGPX06A/X08A/X10A devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0** "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

PIC24HJXXXGPX06A/X08A/X10A devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled.
- Any form of device Reset.
- A WDT time-out.

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE; Put the device into SLEEP modePWRSAV#IDLE_MODE; Put the device into IDLE mode

10.2.2 IDLE MODE

Idle mode has these features:

- · The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- · Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLK-DIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLK-DIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

7-0 R/W-0 1D T3MD 7-0 R/W-0 1D U1MD W = Writable '1' = Bit is set Timer5 Module Disa er5 module is disabl er5 module is enable Timer4 Module Disa	t	R/W-0 T1MD R/W-0 SPI1MD U = Unimplen '0' = Bit is cle	U-0 — R/W-0 C2MD	U-0 — R/W-0 C1MD	U-0 bit 8 R/W-0 AD1MD ⁽¹⁾ bit 0
7-0 R/W-0 1D U1MD W = Writable '1' = Bit is set Timer5 Module Disa er5 module is disable er5 module is enable	R/W-0 SPI2MD	R/W-0 SPI1MD U = Unimplen	C2MD	C1MD	R/W-0 AD1MD ⁽¹⁾
ID U1MD W = Writable '1' = Bit is set Timer5 Module Disa er5 module is disabl er5 module is enable	SPI2MD	SPI1MD U = Unimplen	C2MD	C1MD	R/W-0 AD1MD ⁽¹⁾
ID U1MD W = Writable '1' = Bit is set Timer5 Module Disa er5 module is disabl er5 module is enable	SPI2MD	SPI1MD U = Unimplen	C2MD	C1MD	AD1MD ⁽¹⁾
ID U1MD W = Writable '1' = Bit is set Timer5 Module Disa er5 module is disabl er5 module is enable	SPI2MD	SPI1MD U = Unimplen	C2MD	C1MD	AD1MD ⁽¹⁾
W = Writable '1' = Bit is set Timer5 Module Disa er5 module is disabl er5 module is enable	bit t	U = Unimplen	nented bit, read	1	1
'1' = Bit is set Timer5 Module Disa er5 module is disabl er5 module is enable	t	-		d as '0'	bit 0
'1' = Bit is set Timer5 Module Disa er5 module is disabl er5 module is enable	t	-		d as '0'	
'1' = Bit is set Timer5 Module Disa er5 module is disabl er5 module is enable	t	-		d as '0'	
Timer5 Module Disa er5 module is disabl er5 module is enable		-			
Timer5 Module Disa er5 module is disabl er5 module is enable			ared	x = Bit is unki	nown
er5 module is disabl er5 module is enable	hle hit				-
er5 module is enable					
Timer4 Module Disc					
er4 module is disable er4 module is enable					
Timer3 Module Disa					
er3 module is disable					
er3 module is enable					
Timer2 Module Disa	ble bit				
er2 module is disabler er2 module is enable					
Timer1 Module Disa	ble bit				
er1 module is disabler er1 module is enable					
emented: Read as '	'O'				
1 module is disabled 1 module is enabled					
UART1 Module Disa	able bit				
2 module is enabled					
): SPI1 Module Disa	ible bit				
1 module is disabled 1 module is enabled	-				
	able bit				
ECAN2 Module Disa					
	1 module is disabled 1 module is enabled UART2 Module Disa RT2 module is disab RT2 module is disab RT2 module is enable UART1 Module Disa RT1 module is disabled 2 module is disabled 2 module is disabled 2 module is disabled 3 SPI1 Module Disa 1 module is disabled 1 module is disabled 2 CAN2 Module Disa N2 module is disabled	1 module is enabled UART2 Module Disable bit RT2 module is disabled RT2 module is enabled UART1 Module Disable bit RT1 module is disabled RT1 module is enabled D: SPI2 Module Disable bit 2 module is disabled 2 module is disabled D: SPI1 Module Disable bit 1 module is disabled	1 module is disabled 1 module is enabled UART2 Module Disable bit RT2 module is disabled RT2 module is enabled UART1 Module Disable bit RT1 module is disabled RT1 module is enabled D: SPI2 Module Disable bit 2 module is disabled 2 module is disabled 2 module is enabled D: SPI1 Module Disable bit 1 module is disabled 1 module is enabled ECAN2 Module Disable bit AN2 module is disabled	1 module is disabled 1 module is enabled UART2 Module Disable bit RT2 module is disabled RT2 module is enabled UART1 Module Disable bit RT1 module is disabled RT1 module is enabled 0: SPI2 Module Disable bit 2 module is disabled 2 module is enabled 0: SPI1 Module Disable bit 1 module is disabled 1 module is enabled ECAN2 Module Disable bit AN2 module is disabled	1 module is disabled 1 module is enabled UART2 Module Disable bit RT2 module is disabled RT2 module is enabled UART1 Module Disable bit RT1 module is disabled RT1 module is enabled 0: SPI2 Module Disable bit 2 module is disabled 2 module is disabled 0: SPI1 Module Disable bit 1 module is disabled 1 module is enabled ECAN2 Module Disable bit AN2 module is disabled

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 1 C1MD: ECAN1 Module Disable bit
 - 1 = ECAN1 module is disabled
 - 0 = ECAN1 module is enabled
- bit 0 AD1MD: ADC1 Module Disable bit⁽¹⁾
 - 1 = ADC1 module is disabled
 - 0 = ADC1 module is enabled
 - **Note 1:** PCFGx bits will have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD
bit 7	COTIND	COOMD	COOMD			OOLIND	bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	IC8MD: Input	Capture 8 Mod	lule Disable bit	t			
		ture 8 module					
		ture 8 module					
bit 14		Capture 7 Mod		t			
		ture 7 module ture 7 module					
bit 13	• •	Capture 6 Mod					
DIL 13	•	ture 6 module					
		ture 6 module					
bit 12	IC5MD: Input	Capture 5 Mod	dule Disable bit	t			
		ture 5 module					
	• •	ture 5 module					
bit 11	•	Capture 4 Mod		i			
		ture 4 module ture 4 module					
bit 10	• •	Capture 3 Mod		·			
	•	ture 3 module		•			
		ture 3 module					
bit 9	IC2MD: Input	Capture 2 Mod	lule Disable bit	t			
		ture 2 module					
		ture 2 module					
bit 8	-	Capture 1 Mod		I			
		ture 1 module ture 1 module					
bit 7		out Compare 8		e bit			
	-	ompare 8 modu					
	•	ompare 8 modu					
bit 6	•	out Compare 4		e bit			
	•	ompare 7 modu ompare 7 modu					
bit 5	•	out Compare 6		e hit			
		ompare 6 modu					
		ompare 6 modu					
bit 4	OC5MD: Outp	out Compare 5	Module Disabl	e bit			
		ompare 5 modu					
	0 = Output Co	ompare 5 modu	ile is enabled				

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2 (CONTINUED)

bit 3	OC4MD: Output Compare 4 Module Disable bit 1 = Output Compare 4 module is disabled 0 = Output Compare 4 module is enabled
bit 2	OC3MD: Output Compare 3 Module Disable bit
	1 = Output Compare 3 module is disabled0 = Output Compare 3 module is enabled
bit 1	OC2MD: Output Compare 2 Module Disable bit
	1 = Output Compare 2 module is disabled0 = Output Compare 2 module is enabled
bit 0	OC1MD: Output Compare 1 Module Disable bit
	1 = Output Compare 1 module is disabled
	0 = Output Compare 1 module is enabled

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
T9MD	T8MD	T7MD	T6MD				
bit 15	TOME	TIME	TOWE				bit
							Dit
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	_	_	_	_	I2C2MD	AD2MD ⁽¹⁾
bit 7	·		•				bit
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	T9MD: Timer						
		odule is disable					
	0 = Timer9 module is enabled						
bit 14	T8MD: Timer8 Module Disable bit						
		odule is disable					
1.1.40	0 = Timer8 module is enabled						
bit 13	T7MD: Timer7 Module Disable bit 1 = Timer7 module is disabled						
bit 12	 0 = Timer7 module is enabled T6MD: Timer6 Module Disable bit 						
Dit 12	1 = Timer6 module is disabled						
		odule is enable					
bit 11-2	Unimplemented: Read as '0'						
bit 1	-	2 Module Disat					
	1 = 12C2 module is disabled						
	0 = I2C2 mod	dule is enabled					
bit 0	AD2MD: AD2 Module Disable bit ⁽¹⁾						
	1 = AD2 mod	lule is disabled					
	$0 = AD2 \mod$	lule is enabled					

Note 1: PCFGx bits will have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

NOTES:

11.0 **I/O PORTS**

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 10. "I/O Ports" (DS70230), which is available from the Microchip website (www.microchip.com).

All of the device pins (except VDD, Vss, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

Note: The voltage on a digital input pin can be between -0.3V to 5.6V.



11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "**Pin Diagrams (Continued)**" for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the Analog-to-Digital port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV0xFF00, W0; Configure PORTB<15:8> as inputsMOVW0, TRISBB; and PORTB<7:0> as outputsNOP; Delay 1 cyclebtssPORTB, #13; Next Instruction

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJXXXGPX06A/X08A/X10A devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

12.0 TIMER1

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 11. *"Timers"* (DS70244), which is available from the Microchip website (www.microchip.com).

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter


Timer1 also supports these features:

- Timer gate operation
- · Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 12-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



© 2009 Microchip Technology Inc.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL	_			_	_			
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
	TGATE	TCKPS	S<1:0>		TSYNC	TCS				
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own			
bit 15	TON: Timer1	On bit								
	1 = Starts 16-									
	0 = Stops 16-									
bit 14	-	ted: Read as '								
bit 13	TSIDL: Stop in Idle Mode bit									
		ue module ope module operat		device enters Id ode	lle mode					
bit 12-7	Unimplemented: Read as '0'									
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit									
	<u>When T1CS = 1:</u> This bit is ignored.									
	When T1CS = 0 :									
	1 = Gated time accumulation enabled									
	0 = Gated tim	e accumulation	n disabled							
bit 5-4	TCKPS<1:0>: Timer1 Input Clock Prescale Select bits									
	11 = 1:256									
	10 = 1:64 01 = 1:8									
	00 = 1:1									
bit 3	Unimplemen	ted: Read as '	0'							
bit 2	TSYNC: Timer1 External Clock Input Synchronization Select bit									
	When TCS = 1:									
	1 = Synchronize external clock input									
	0 = Do not synchronize external clock input									
	<u>When TCS = 0:</u> This bit is ignored.									
bit 1	-	Clock Source S	Select bit							
	1 = External o	clock from pin ⁻		rising edge)						
	0 = Internal c									
	Unimplemen									

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

13.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 11. *"Timers"* (DS70244), which is available from the Microchip website (www.microchip.com).

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- · Single 32-bit Timer
- Single 32-bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)
- ADC2 Event Trigger (Timer4/5 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 13-1. T3CON, T5CON, T7CON and T9CON are shown in Register 13-2. For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers.

To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.


The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contains the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contains the least significant word.


To configure any of the timers for individual 16-bit operation:


- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 13-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 13-2.

Note: Only Timer2 and Timer3 can trigger a DMA data transfer.







R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON		TSIDL	—	—		—	_				
bit 15							bit				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0				
—	TGATE	TCKP	S<1:0>	T32	_	TCS ⁽¹⁾	_				
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkno	own				
-:: 4 F											
bit 15	TON: Timerx When T32 = 2										
	1 = Starts 32-										
	0 = Stops 32-	•									
		When T32 = 0 :									
	1 = Starts 16-bit Timerx 0 = Stops 16-bit Timerx										
L:1 4 4	•		(a)								
bit 14	-	ted: Read as									
bit 13	TSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode										
	 Discontinue module operation when device enters idle mode Continue module operation in Idle mode 										
bit 12-7		ted: Read as									
bit 6	TGATE: Time	erx Gated Time	e Accumulatio	n Enable bit							
	When TCS = 1:										
	This bit is ignored.										
	$\frac{\text{When TCS} = 0}{1 - \text{Cotod time accumulation enabled}}$										
	 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled 										
bit 5-4		: Timerx Input		le Select bits							
	11 = 1:256										
	10 = 1:64										
	01 = 1:8										
	00 = 1:1										
bit 3		mer Mode Sel									
	 1 = Timerx and Timery form a single 32-bit timer 0 = Timerx and Timery act as two 16-bit timers 										
bit 2		ted: Read as									
bit 1	-	Clock Source									
		clock from pin		rising edge)							
		IOCK (FCY)									

REGISTER 13-1: TxCON (T2CON, T4CON, T6CON OR T8CON) CONTROL REGISTER

Note 1: The TxCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

REGISTER 13-2: TyCON (T3CON, T5CON, T7CON OR T9CON) CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	—	TSIDL ⁽²⁾	_		—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
—	TGATE ⁽¹⁾	TCKPS<1:0> ⁽¹⁾		—	—	TCS ^(1,3)	—
bit 7							bit 0

Legend:									
R = Readab	le bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15	TON: Time	ery On bit ⁽¹⁾							
		16-bit Timery 16-bit Timery							
bit 14	Unimplen	Unimplemented: Read as '0'							
bit 13	TSIDL: St	op in Idle Mode bit ⁽²⁾							
		ntinue module operation whose module operation in Idle	nen device enters Idle mode e mode						
bit 12-7	Unimplen	Unimplemented: Read as '0'							
bit 6	TGATE: Timery Gated Time Accumulation Enable bit ⁽¹⁾								
	When TCS	S = 1:							
	This bit is	•							
	When TCS								
		time accumulation enabled time accumulation disable	-						
bit 5-4		:0>: Timer3 Input Clock Pr	-						
	11 = 1:25	•							
	10 = 1:64	-							
	01 = 1:8								
	00 = 1:1								
bit 3-2	-	nented: Read as '0'							
bit 1	TCS: Timery Clock Source Select bit ^(1,3)								
		al clock from pin TyCK (on al clock (FCY)	the rising edge)						
bit 0	Unimplen								

- 2: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
- 3: The TyCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

NOTES:

14.0 INPUT CAPTURE

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 12. *"Input Capture"* (DS70248), which is available from the Microchip website (www.microchip.com).

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC24HJXXXGPX06A/X08A/X10A devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- Simple Capture Event modes

 Capture timer value on every falling edge of
 input at ICx pin
 - -Capture timer value on every rising edge of input at ICx pin

- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes
 - -Capture timer value on every 4th rising edge of input at ICx pin
 - -Capture timer value on every 16th rising edge of input at ICx pin


Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to 1 (ICI<1:0> = 00).





14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
	_	ICSIDL	_	_	_	_	_			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0			
ICTMR ⁽¹⁾	ICI	<1:0>	ICOV	ICBNE		ICM<2:0>				
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15-14	Unimplemer	nted: Read as '	0'							
bit 13	ICSIDL: Inpu	t Capture Mod	ule Stop in Idle	e Control bit						
	ICSIDL: Input Capture Module Stop in Idle Control bit 1 = Input capture module will halt in CPU Idle mode									
	0 = Input cap	ture module wi	Il continue to o	operate in CPU	Idle mode					
bit 12-8	-	nted: Read as '								
bit 7	ICTMR: Input Capture Timer Select bits ⁽¹⁾									
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event 									
		•	•							
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits									
	<pre>11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event</pre>									
	01 = Interrupt on every second capture event									
	00 = Interrupt on every capture event									
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)									
		ture overflow c capture overflo								
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)									
	1 = Input capture buffer is not empty, at least one more capture value can be read									
	0 = Input capture buffer is empty									
bit 2-0	ICM<2:0>: Input Capture Mode Select bits									
	111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode									
	(Rising edge detect only, all other control bits are not applicable.) 110 = Unused (module disabled)									
	101 = Capture mode, every 16th rising edge									
		re mode, every		le						
		re mode, every								
		re mode, every re mode, every		and falling)						
				ipt generation f	or this mode.)					
		apture module		-						



15.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 13. "Output Compare" (DS70247), which is available on the Microchip web site (www.microchip.com).

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- PWM mode with Fault Protection




FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM

15.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user


TABLE 15-1: OUTPUT COMPARE MODES

application must disable the associated timer when writing to the Output Compare Control registers to avoid malfunctions.

Note:	See Section 13. "Output Compare"
	(DS70247) in the "PIC24H Family Refer-
	ence Manual" for OCxR and OCxRS
	register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation	
000	Module Disabled	Controlled by GPIO register		
001	Active-Low One-Shot	0	OCx rising edge	
010	Active-High One-Shot	1	OCx falling edge	
011	Toggle	Current output is maintained	OCx rising and falling edge	
100	Delayed One-Shot	0	OCx falling edge	
101	Continuous Pulse	0	OCx falling edge	
110	PWM without Fault Protection	'0', if OCxR is zero '1', if OCxR is non-zero	No interrupt	
111	PWM with Fault Protection	'0', if OCxR is zero'1', if OCxR is non-zero	OCFA falling edge for OC1 to OC4	

FIGURE 15-2: OUTPUT COMPARE OPERATION



REGISTER 15-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	_	OCSIDL	—	_	_	_	_
bit 15							bit 8
11.0	11.0	11.0					

U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0

Legend:	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit 1 = Output Compare x halts in CPU Idle mode
	 Output Compare x mails in CPO fide mode Output Compare x continues to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
bit 3	OCTSEL: Output Compare Timer Select bit
	 1 = Timer3 is the clock source for Compare x 0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	111 = PWM mode on OCx, Fault pin enabled
	110 = PWM mode on OCx, Fault pin disabled 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
	100 = Initialize OCx pin low, generate single output pulse on OCx pin
	011 = Compare event toggles OCx pin
	010 = Initialize OCx pin high, compare event forces OCx pin low
	 001 = Initialize OCx pin low, compare event forces OCx pin high 000 = Output compare channel is disabled

NOTES:

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 18. *"Serial Peripheral Interface (SPI)"* (DS70243), which is available from the Microchip website (www.microchip.com).


The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, Analog-to-Digital converters, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module. Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output), and SSx (active-low slave select).

In Master mode operation, SCK is a clock output but in Slave mode, it is a clock input.

FIGURE 16-1: SPI MODULE BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0								
SPIEN		SPISIDL		_	_	_	_								
bit 15							bit 8								
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0								
—	SPIROV	—		—	—	SPITBF	SPIRBF								
bit 7							bit 0								
Legend:		C = Clearable													
R = Readabl		W = Writable k	DIT	•	nented bit, rea										
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown								
bit 15	SPIEN: SPIX	Enable bit													
bit 10		nodule and con	figures SCK	x. SDOx. SDIx :	and SSx as se	rial port pins									
	0 = Disables		J	, , _											
bit 14	Unimplemen	ted: Read as 'c)'												
bit 13	SPISIDL: Stop in Idle Mode bit														
		ue module oper			lle mode										
bit 12-7		module operation		de											
bit 6	-	ted: Read as 'c													
		SPIROV: Receive Overflow Flag bit 1 = A new byte/word is completely received and discarded. The user software has not read the													
	previous data in the SPIxBUF register														
		ow has occurre	-												
bit 5-2	•	ted: Read as 'c													
bit 1		x Transmit Buffe													
	1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty														
	Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB.														
						om SPIxTXB to S	SPIxSR.								
hit O		x Receive Buffe		bit											
bit 0	1 = Receive complete, SPIxRXB is full														
				a manah i		 Receive is not complete, SPIxRXB is empty Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. 									
DILU	0 = Receive is	s not complete,	SPIxRXB is		from SPINSP t	o SPIXRXR									

REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

R/W-0 R/W-0 <th< th=""><th>REGISTER 1</th><th>16-2: SPIxC</th><th>ON1: SPIx C</th><th>ONTROL RI</th><th>EGISTER 1</th><th></th><th></th><th></th></th<>	REGISTER 1	16-2: SPIxC	ON1: SPIx C	ONTROL RI	EGISTER 1			
iti 15 bit R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SSEN ⁽³⁾ CKP MSTEN SPRE<2:0>(2) PPRE<1:0>(2) PPRE<1:0>(2) bit Sequend: Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit a = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as '0' DISSCK: Disable SCKx pin bit (SPI Master modes only) 1 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is enabled DISSDC: Disable SDCx pin bit DISSDC: Disable SDCx pin bit 1 = SDCx pin is not used by module; pin functions as I/O 0 = SDCx pin is not used by module; pin functions as I/O 0 = SDCx pin is controlled by the module bit DISSDC: Disable SDCx pin bit 1 = SDCx pin is controlled by the module 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Input data sampled at middle of data output time 0 = Input data sampled at middle of data output time 0 = Input data changes on transition from active clock state to active clock state (see bit 6) 0 = SErial output data changes o	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	-
RW-0 RW 1 RW 1	—	—	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
SSEN ⁽³⁾ CKP MSTEN SPRE<2:0>(2) PPRE<1:0>(2) bit 7 bit acgend: Sequents Sequents Sequents R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' it n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only) 1 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is disabled, pin functions as I/O 0 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module 0 = SDOx pin is controlled by the module 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits) 0 = Input data sampled at end of data output time 1 = Input data sampled at middle of data output time SIAP must be cleared when SPIx is used in Slave mode. bit 8 CKE: SPIx Clock Edge Select bit ⁽¹⁾ 1 = Serial output data changes on transition from active clock state to active clock state (see bit 6) 0 = SSix pin used for Slave mode 0 = SSix pin nuesd for Slave mode 0 = SSix pin nuesd for Slave mode 0 = SSix pin nuesd for Slave mode 0 = Slave mode 1 = Idle state for clock is	bit 15							bit 8
SSEN ⁽³⁾ CKP MSTEN SPRE<2:0>(2) PPRE<1:0>(2) bit 7 bit acgend: Sequents Sequents Sequents R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' it n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only) 1 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is disabled, pin functions as I/O 0 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module 0 = SDOx pin is controlled by the module 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits) 0 = Input data sampled at end of data output time 1 = Input data sampled at middle of data output time SIAP must be cleared when SPIx is used in Slave mode. bit 8 CKE: SPIx Clock Edge Select bit ⁽¹⁾ 1 = Serial output data changes on transition from active clock state to active clock state (see bit 6) 0 = SSix pin used for Slave mode 0 = SSix pin nuesd for Slave mode 0 = SSix pin nuesd for Slave mode 0 = SSix pin nuesd for Slave mode 0 = Slave mode 1 = Idle state for clock is								
bit 7 bit Legend: Image: Construct of the state of the stane of the state of the stade state of the state		-	-	R/W-U		-		
egend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as '0' i' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only) 1 = Internal SPI clock is enabled or o = Internal SPI clock is enabled pin functions as I/O 0 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is not used by module; pin functions as I/O o = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module bit 11 DISSDO: Disable SDOx pin bit 1 = Communication is word-wide (16 bits) o = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) o = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) o = Input data sampled at middle of data output time SIMP must be cleared when SPIx is used in Slave mode. SMP SPIx Dtat Input Sample Phase bit Master mode: 1 = Input data sampled at middle of data output time Slave mode: Simple Simple Phase bit (1) 1 = Simple Silve Conck Edge Select bit(1) 1 = Simple Silve mode (16 Silve mode)		CKF	MOTEN		3FRE-2.0-	,	FFRE	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as '0' i' = Bit is cleared x = Bit is unknown bit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only) 1 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is enabled bit 11 DISSDO: Disable SDOx pin bit 1 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module bit 10 MODE16: Word/Byte Communication Select bit 1 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits) 0 = Communication is byte-wide (8 bits) 0 = Communication is byte-wide (8 bits) 0 = SIAVE mode: 1 = Input data sampled at middle of data output time 0 = Input data sampled at middle of data output time 0 = Input data sampled at middle of data output time SIAVE mode: SIMP must be cleared when SPIx is used in Slave mode. 0 = Serial output data changes on transition from active clock state to active clock state (see bit 6) 0 = Six pin used for Slave mode 1 = SSx pin used for Slave mode 0 = SSX pin used for Slave mode 0 = Six pin not used by module. Pin controlled by port function								Dit C
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as '0' DISSCK: Disable SCKx pin bit (SPI Master modes only) 1 = Internal SPI clock is disabled, pin functions as I/O 0 Internal SPI clock is enabled bit 11 DISSDO: Disable SDOx pin bit 1 SDOx pin is not used by module; pin functions as I/O oit 11 DISSDO: Disable SDOx pin bit 1 SDOx pin is controlled by the module bit 10 MODE16: Word/Byte Communication Select bit 1 Communication is byte-wide (16 bits) 0 = SDOx pin is controlled by the module 0 SMP: SPIx Data Input Sample Phase bit Master mode: 1 = Input data sampled at end of data output time 0 Input data sampled at middle of data output time SIAP must be cleared when SPIx is used in Slave mode. bit 8 CKE: SPIx Clock Edge Select bit ⁽¹⁾ 1 SEX pin used for Slave mode 1 = Serial output data changes on transition from active clock state to active clock state (see bit 6) 0 bit 7 SEN: Slave Select Enable bit (Slave mode) ⁽³⁾ 1 SSX pin used for Slave mode 1 = Serial output data changes on transition from active clock state to active clock state (see bit 6) 0 Sit S Sit pin not used by module. Pin controlled by p	Legend:							
bit 15-13 Unimplemented: Read as 'o' bit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only) 1 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is enabled DISSDO: Disable SDOx pin bit 1 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module 0 = SDOx pin is controlled by the module 0 = SDOx pin is controlled by the module 0 = SDOx pin is controlled by the module 0 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time SMP must be cleared when SPIx is used in Slave mode. SMP Dist Clock Edge Select bit ⁽¹⁾ 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = SEN: Slave Select Enable bit (Slave mode) ⁽³⁾ 1 = SSx pin used for Slave mode 0 = SSx pin not used by module. Pi	R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
bit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only) 1 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is enabled bit 11 DISSDO: Disable SDOx pin bit 1 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module 0 = SDOx pin is controlled by the module bit 10 MODE16: Word/Byte Communication Select bit 1 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication sourd-wide (16 bits) 0 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time 0 = Input data sampled at middle of data output time 0 = Input data sampled at middle of data output time 0 = Serial output data changes on transition from active clock state to ldle clock state (see bit 6) 0 = Serial output data changes on transit	-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only) 1 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is enabled bit 11 DISSDO: Disable SDOx pin bit 1 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module 0 = SDOx pin is controlled by the module bit 10 MODE16: Word/Byte Communication Select bit 1 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication is word-wide (16 bits) 0 = Communication sourd-wide (16 bits) 0 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time 0 = Input data sampled at middle of data output time 0 = Input data sampled at middle of data output time 0 = Serial output data changes on transition from active clock state to ldle clock state (see bit 6) 0 = Serial output data changes on transit								
 1 = Internal SPI clock is disabled, pin functions as I/O a = Internal SPI clock is enabled bit 11 DISSD0: Disable SDOx pin bit 1 = SODx pin is not used by module; pin functions as I/O	bit 15-13	Unimplemen	ted: Read as '	0'				
 o = Internal SPI clock is enabled o = Internal SPI clock is enabled o = SDOx pin is not used by module; pin functions as I/O o = SDOx pin is controlled by the module o = SDOx pin is controlled by the module o = SDOx pin is controlled by the module o = SDOx Pin is controlled by the module o = SDOx Pin is controlled by the module o = SDOx Pin is controlled by the module o = SDOx Pin is controlled by the module o = SDOx Pin is controlled by the module o = SDOx Pin is controlled by the module o = Communication is word-wide (16 bits) o = Input data sampled at end of data output time Slave mode: SMP must be cleared when SPIx is used in Slave mode. SMP must be cleared when SPIx is used in Slave mode. o = Serial output data changes on transition from active clock state to ldle clock state (see bit 6) o = Serial output data changes on transition from ldle clock state to active clock state (see bit 6) o = Serial output data changes on transition from ldle clock state to active clock state (see bit 6) o = Serial output data changes on transition from ldle clock state to active clock state (see bit 6) o = S	bit 12	DISSCK: Dis	able SCKx pin	bit (SPI Maste	er modes only)			
bit 11 DISSDO: Disable SDOx pin bit 1 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module bit 10 MODE16: Word/Byte Communication Select bit 1 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits) bit 9 SMP: SPIx Data Input Sample Phase bit Master mode: 1 = Input data sampled at end of data output time 0 = lnput data sampled at middle of data output time 0 = Input data sampled at middle of data output time SIAPe mode: SMP must be cleared when SPIx is used in Slave mode. SMP must be cleared when SPIx is used in Slave mode. SMEY: Slave Slave Eccle Enable bit (Slave mode) ⁽³⁾ 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from ldle clock state to clock state (see bit 6) 0 = SEN: Slave Select Enable bit (Slave mode) ⁽³⁾ 1 = SSX pin not used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function bit 6 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = tide state for clock is a low level; active state is a low level 0 = tide state for clock is a low level; active state is a ligh level 0 = tide state for clock is a low level; active state is a ligh level 0 = Slave mode					ctions as I/O			
 1 = SD0x pin is not used by module; pin functions as I/O 0 = SD0x pin is controlled by the module 0 = SD0x pin is controlled by the module 10 MODE16: Word/Byte Communication Select bit 1 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits) 0 = Input data sampled at end of data output time								
 o = SDOx pin is controlled by the module modE16: Word/Byte Communication Select bit 1 = Communication is word-wide (16 bits) o = Communication is byte-wide (8 bits) o = Communication is byte-wide (8 bits) SMP: SPIx Data Input Sample Phase bit Master mode: I = Input data sampled at end of data output time o = Input data sampled at middle of data output time SIAVE mode: SMP must be cleared when SPIx is used in Slave mode. SMP must be cleared when SPIx is used in Slave mode. SMP must be cleared when SPIx is used in Slave mode. SEN: Slave Select Enable bit (Slave mode)⁽³⁾ 1 = Serial output data changes on transition from active clock state to active clock state (see bit 6) o = SSX pin used for Slave mode 0 = SSX pin not used by module. Pin controlled by port function Store CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a low level 0 = Slave mode 0 = Slave mode 0 = Slave mode 	bit 11					`		
bit 10 MODE16: Word/Byte Communication Select bit 1 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits) 0 = Communication is byte-wide (8 bits) 0 = Communication is byte-wide (8 bits) 0 = MPU SMP: SPIx Data Input Sample Phase bit Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time Slave mode: SMP must be cleared when SPIx is used in Slave mode. CKE: SPIx Clock Edge Select bit ⁽¹⁾ 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state (see bit 6) 0 = SEN: Slave Select Enable bit (Slave mode) ⁽³⁾ 1 = SSx pin used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function 0 = SSx pin not used by module. Pin controlled by port function CKP: Clock Polarity Select bit 1 = Idle state for clock is a low level; active state is a low level 0 = Idle state for clock is a low level; active state is a low level 0 = Idle state for clock is a low level; active state is a low level 0 = Idle state for clock is a low level; active state is a low level 0 = Idle state for clock is a low level; active state is a low level 0 = Idle state for clock is a low level; active state is a low level 0 = Idle state for clock is a low level; active state is a low level <td></td> <td></td> <td></td> <td></td> <td>unctions as I/C</td> <td>)</td> <td></td> <td></td>					unctions as I/C)		
 1 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits) 0 = Communication is byte-wide (8 bits) SMP: SPIx Data Input Sample Phase bit Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time SIAVE mode: SMP must be cleared when SPIx is used in Slave mode. SMP must be cleared when SPIx is used in Slave mode. SMP must be cleared when SPIx is used in Slave mode. Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = SEN: Slave Select Enable bit (Slave mode)⁽³⁾ 1 = SSx pin used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function oit 6 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level oit 5 MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1). 	bit 10	•		•	ect bit			
SMP: SPIx Data Input Sample Phase bit Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time Slave mode: SMP must be cleared when SPIx is used in Slave mode. Ott 8 CKE: SPIx Clock Edge Select bit ⁽¹⁾ 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = SEN: Slave Select Enable bit (Slave mode) ⁽³⁾ 1 = SSx pin used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function bit 5 MSTEN: Master Mode Enable bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level 0 = Slave mode 0		1 = Communi	ication is word	wide (16 bits)				
Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time Slave mode: SMP must be cleared when SPIx is used in Slave mode. bit 8 CKE: SPIx Clock Edge Select bit ⁽¹⁾ 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Sizve Sizve Select Enable bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Slave mode 0 = Slave mode 0 = Slave mode								
1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time Slave mode: SMP must be cleared when SPIx is used in Slave mode. Ott 8 CKE: SPIx Clock Edge Select bit ⁽¹⁾ 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Size pin used for Slave mode 0 = Size pin not used by module. Pin controlled by port function 0 = Idle state for clock is a low level; active state is a low level 0 = Idle state for clo	bit 9			ole Phase bit				
 o = Input data sampled at middle of data output time <u>Slave mode:</u> SMP must be cleared when SPIx is used in Slave mode. ott 8 CKE: SPIx Clock Edge Select bit⁽¹⁾ 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Six pin used for Slave mode 0 = Six pin not used by module. Pin controlled by port function Ott 6 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).				nd of data out	out time			
SMP must be cleared when SPIx is used in Slave mode. Dit 8 CKE: SPIx Clock Edge Select bit ⁽¹⁾ 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = SSx pin used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function 0 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Slave mode 0 = Slave mode 0 = Slave mode 0 = Slave mode 0 = SPI modes (FRMEN = 1).								
Dit 8 CKE: SPIx Clock Edge Select bit ⁽¹⁾ 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 0 = SEN: Slave Select Enable bit (Slave mode) ⁽³⁾ 1 = <u>SSx</u> pin used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function Dit 6 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level Dit 5 MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode 0 = Slave mode 0 = Slave mode								
 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) oit 7 SSEN: Slave Select Enable bit (Slave mode)⁽³⁾ 1 = <u>SSx</u> pin used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function oit 6 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level oit 5 MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode 0 = Slave mode 	1.11.0				in Slave mode.			
 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) Dit 7 SSEN: Slave Select Enable bit (Slave mode)⁽³⁾ 1 = <u>SSx</u> pin used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function Dit 6 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level Dit 5 MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1). 	bit 8				on from active	clock state to Id	le clock state (s	see hit 6)
 1 = <u>SSx</u> pin used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function 0 = SSx pin not used by module. Pin controlled by port function 0 = CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Slave mode 0 = Slave mode 1 = Master mode state state is a low level state st								
 0 = SSx pin not used by module. Pin controlled by port function 0 = SSx pin not used by module. Pin controlled by port function 0 = CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Idle state for clock is a low level; active state is a high level 0 = Slave mode 0 = Slave mode 0 = Slave mode Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1). 	bit 7	SSEN: Slave	Select Enable	bit (Slave mo	de) ⁽³⁾			
Oit 6 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level Dit 5 MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode 0 = Slave mode 1 = Master SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).								
 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).					rolled by port fu	unction		
 0 = Idle state for clock is a low level; active state is a high level MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).	bit 6		-		vo stato is a lov			
MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).								
 o = Slave mode Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1). 	bit 5				Ū			
Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).		1 = Master m	ode					
SPI modes (FRMEN = 1).		0 = Slave mo	de					
SPI modes (FRMEN = 1).	Note 1: T	he CKE hit is no	t used in the E	ramed SDI m	des Thousor	should program	hat the bit to (a) for	or the Frame
2: Do not set both Primary and Secondary prescalers to a value of 1:1.				ameu SPI MO	Jues. The user			
	2: D	o not set both P	rimary and Se	condary presc	alers to a value	e of 1:1.		

3: This bit must be cleared when FRMEN = 1.

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- - **Note 1:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—		—	—	FRMDLY	—
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable I	oit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15 bit 14 bit 13	FRMEN: Framed SPIx Support bit Framed SPIx support enabled (SSx pin used as frame sync pulse input/output) Framed SPIx support disabled SPIFSD: Frame Sync Pulse Direction Control bit Frame sync pulse input (slave) Frame sync pulse output (master) 						
	FRMPOL: Frame Sync Pulse Polarity bit 1 = Frame sync pulse is active-high 0 = Frame sync pulse is active-low						
bit 12-2	Unimplemen	ted: Read as 'o)'				
bit 1 bit 0	FRMDLY: Frame Sync Pulse Edge Select bit 1 = Frame sync pulse coincides with first bit clock 0 = Frame sync pulse precedes first bit clock Unimplemented: Read as '0'						
	This bit must	not be set to '1'	by the user	application			

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

NOTES:

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 19. *"Inter-Integrated Circuit™ (I²C™)"* (DS70235), which is available from the Microchip website (www.microchip.com).

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The PIC24HJXXXGPX06A/X08A/X10A devices have up to two I²C interface modules, denoted as I2C1 and I2C2. Each I²C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I^2C module 'x' (x = 1 or 2) offers the following key features:

- I²C interface supporting both master and slave operation.
- I²C Slave mode supports 7 and 10-bit address.
- I²C Master mode supports 7 and 10-bit address.
- I²C Port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation; detects bus collision and will arbitrate accordingly.

17.1 Operating Modes

The hardware fully implements all the master and slave functions of the 1^{2} C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The l^2C module can operate either as a slave or a master on an l^2C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit address
- I²C slave operation with 10-bit address
- I²C master operation with 7 or 10-bit address

For details about the communication sequence in each of these modes, please refer to the *"PIC24H Family Reference Manual"*.

17.2 I²C Registers


I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CxRSR is the shift register used for shifting data, whereas I2CxRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CxRCV is the receive buffer. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

FIGURE 17-1: $I^2 C^{TM}$ BLOCK DIAGRAM (x = 1 OR 2)



R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW

REGISTER 17-1: IZCXCON: IZCX CONTROL REGISTER	REGISTER 17-1:	I2CxCON: I2Cx CONTROL REGISTER
---	----------------	--------------------------------

bit 15

R/W-0	R/W-0	R/W-0	R/W-0 HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

Legend:	U = Unimplemented bi	U = Unimplemented bit, read as '0'							
R = Readable bit	W = Writable bit	W = Writable bit HS = Set in hardware							
-n = Value at POR	'1' = Bit is set	'1' = Bit is set '0' = Bit is cleared							
bit 15 I2CE	N: I2Cx Enable bit								

	1 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins 0 = Disables the I2Cx module. All I ² C pins are controlled by port functions.
bit 14	Unimplemented: Read as '0'
bit 13	I2CSIDL: Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters an Idle mode 0 = Continue module operation in Idle mode
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C slave)
	 1 = Release SCLx clock 0 = Hold SCLx clock low (clock stretch)
	If STREN = 1:
	Bit is R/W (i.e., software may write '0' to initiate stretch and write '1' to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception.
	If STREN = 0:
	Bit is R/S (i.e., software may only write '1' to release clock). Hardware clear at beginning of slave transmission.
bit 11	IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit
	 1 = IPMI mode is enabled; all addresses Acknowledged 0 = IPMI mode disabled
bit 10	A10M: 10-bit Slave Address bit
	 1 = I2CxADD is a 10-bit slave address 0 = I2CxADD is a 7-bit slave address
bit 9	DISSLW: Disable Slew Rate Control bit
	 1 = Slew rate control disabled 0 = Slew rate control enabled
bit 8	SMEN: SMBus Input Levels bit
	 1 = Enable I/O pin thresholds compliant with SMBus specification 0 = Disable SMBus input thresholds
bit 7	GCEN: General Call Enable bit (when operating as I ² C slave)
	 1 = Enable interrupt when a general call address is received in the I2CxRSR (module is enabled for reception)
	0 = General call address disabled
bit 6	STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave)
	Used in conjunction with SCLREL bit.
	 Enable software or receive clock stretching Disable software or receive clock stretching

R/W-0 SMEN

bit 8

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I^2C master)
	1 = Enables Receive mode for I^2C . Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC
ACKSTAT	TRSTAT	—	_	_	BCL	GCSTAT	ADD10
bit 15							bit 8

R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit 0

Legend:	U = Unimplemented bit, re	ad as '0'	C = Clear only bit
R = Readable bit	W = Writable bit	HS = Set in hardware	HSC = Hardware set/cleared
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ACKSTAT: Acknowledge Status bit (when operation) (when operating as I ² C master, applicable to master transmit operation)
	1 = NACK received from slave 0 = ACK received from slave
1.1.4.4	Hardware set or clear at end of slave Acknowledge.
bit 14	 TRSTAT: Transmit Status bit (when operating as I²C master, applicable to master transmit operation) 1 = Master transmit is in progress (8 bits + ACK) 0 = Master transmit is not in progress Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.
bit 13-11	Unimplemented: Read as '0'
bit 10	BCL: Master Bus Collision Detect bit
	 1 = A bus collision has been detected during a master operation 0 = No collision
	Hardware set at detection of bus collision.
bit 9	GCSTAT: General Call Status bit
	 1 = General call address was received 0 = General call address was not received Hardware set when address matches general call address. Hardware clear at Stop detection.
bit 8	ADD10: 10-Bit Address Status bit
	1 = 10-bit address was matched
	 0 = 10-bit address was not matched Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.
bit 7	IWCOL: Write Collision Detect bit
	 1 = An attempt to write the I2CxTRN register failed because the I²C module is busy 0 = No collision
	Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).
bit 6	I2COV: Receive Overflow Flag bit
	 1 = A byte was received while the I2CxRCV register is still holding the previous byte 0 = No overflow
	Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5	D_A: Data/Address bit (when operating as I ² C slave)
	1 = Indicates that the last byte received was data
	 Indicates that the last byte received was device address Hardware clear at device address match. Hardware set by reception of slave byte.
bit 4	P: Stop bit
	 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit complete, I2CxTRN is empty
	Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_		—	_	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address Bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

NOTES:

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 17. *"UART"* (DS70232), which is available from the Microchip website (www.microchip.com).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24HJXXXGPX06A/X08A/X10A device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8 or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits

- Hardware Flow Control Option with UxCTS and UxRTS pins
- Fully Integrated Baud Rate Generator with 16-bit Prescaler
- Baud rates ranging from 1 Mbps to 15 bps at 16x mode at 40 MIPS
- Baud rates ranging from 4 Mbps to 61 bps at 4x mode at 40 MIPS
- 4-deep First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA[®] Support

A simplified block diagram of the UART is shown in Figure 18-1. The UART module consists of the key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 18-1: UART SIMPLIFIED BLOCK DIAGRAM



- **Note 1:** Both UART1 and UART2 can trigger a DMA data transfer. If U1TX, U1RX, U2TX or U2RX is selected as a DMA IRQ source, a DMA transfer occurs when the U1TXIF, U1RXIF, U2TXIF or U2RXIF bit gets set as a result of a UART1 or UART2 transmission or reception.
 - 2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

© 2009 Microchip Technology Inc.

REGISTER 18-1: UXMODE: UARTX MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
UARTEN ⁽¹⁾		USIDL	IREN ⁽²⁾	RTSMD		UEN	<1:0>	
bit 15							bit 8	
			54446	54446	5444.6			
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	
bit 7							bit (
Legend:		HC = Hardwa	re cleared					
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown	
bit 15		ARTx Enable bi	+(1)				_	
	1 = UARTx is	s enabled; all U	ARTx pins are			ned by UEN<1: JARTx power co		
bit 14	Unimplemen	ted: Read as '	0'					
bit 13	USIDL: Stop	in Idle Mode bi	t					
		nue module operation module operation			dle mode			
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾							
	 1 = IrDA[®] encoder and decoder enabled 0 = IrDA[®] encoder and decoder disabled 							
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin bi	it				
		oin in Simplex n oin in Flow Con						
bit 10	Unimplemen	ted: Read as '	0'					
bit 9-8	UEN<1:0>: U	IARTx Enable b	oits					
	10 = UxTX , U	JxRX, UxCTS a	nd UxRTS pir	is are enabled	and used	ontrolled by port		
		nd UxRX pins a				3CLK pins conti		
bit 7	WAKE: Wake	e-up on Start bi	Detect During	g Sleep Mode	Enable bit			
		are on following		RX pin; interru	ipt generated o	n falling edge; l	oit cleared	
bit 6		ARTx Loopback	Mode Select	bit				
		oopback mode						
		k mode is disat						
bit 5	ABAUD: Auto	o-Baud Enable	bit					
	before ar	ny data; cleared	l in hardware	upon completi		ception of a Sy	nc field (0x55	
	0 = Baud rate	e measuremen	t disabled or c	ompleted				
	fer to Section abling the UAR					e <i>Manual"</i> for i	nformation o	
5.1	5			1				

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	 BRGH: High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	<pre>PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity</pre>
bit 0	STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART"** (DS70232) in the *"PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit 8
DA440	D M M A	Dates				.	
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit
Legend:		HC = Hardwa	re cleared			C = Clear on	ly bit
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'	-
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15,13 bit 14	11 = Reserve 10 = Interrupt transmit 01 = Interrupt operatio 00 = Interrupt at least of UTXINV: Tran <u>If IREN = 0:</u> 1 = UxTX Idl 0 = UxTX Idl <u>If IREN = 1:</u> 1 = IrDA [®] end	t buffer become t when the last of ons are complet t when a charact one character op nsmit Polarity In e state is '0' e state is '1' coded UxTX Idl	eter is transfe s empty character is s ed eter is transfe ben in the tra oversion bit e state is '1'	rred to the Transhifted out of the	bits nsmit Shift Regi e Transmit Shift nsmit Shift Regi	Register; all tr	ansmit
		coded UxTX Idl					
bit 12	-	ted: Read as 'o					
bit 11	 UTXBRK: Transmit Break bit 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop cleared by hardware upon completion 0 = Sync Break transmission disabled or completed 						ed by Stop bi
bit 10	 UTXEN: Transmit Enable bit⁽¹⁾ 1 = Transmit enabled, UxTX pin controlled by UARTx 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin control by port. 					pin controlle	
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written						
bit 8	1 = Transmit		empty and t	ransmit buffer is			as completed
bit 7-6	 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has co 0 = Transmit Shift Register is not empty, a transmission is in progress or queued URXISEL<1:0>: Receive Interrupt Mode Selection bits 11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data character is not uxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data character is received and transferred from the UxRSR to the buffer. Receive buffer has one or more characters. 					ta characters	

Note 1: Refer to **Section 17. "UART"** (DS70232) in the *"PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART"** (DS70232) in the *"PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

NOTES:

19.0 ENHANCED CAN (ECAN™) MODULE

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70226), which is available from the Microchip website (www.microchip.com).

19.1 Overview

The Enhanced Controller Area Network (ECAN[™]) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The PIC24HJXXXGPX06A/X08A/X10A devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to 8 transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- 3 full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization

· Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

19.2 Frame Types

The CAN module transmits various types of frames which include data messages, remote transmission requests and as other frames that are automatically generated for control purposes. The following frame types are supported:

Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit standard identifier (SID) but not an 18-bit extended identifier (EID).

· Extended Data Frame:

An extended data frame is similar to a standard data frame but includes an extended identifier as well.

• Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


· Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.

Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



19.3 Modes of Operation

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

19.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers.

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

19.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module will enter the Module Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

19.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

19.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

19.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

19.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0			
_	_	CSIDL	ABAT	_		REQOP<2:0>				
bit 15	·		·				bit			
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0			
	OPMODE<2:0	>		CANCAP	<u> </u>		WIN			
bit 7							bit			
Legend:		r = Bit is Res	erved							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'				
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-14	Unimpleme	nted: Read as	ʻ0'							
bit 13	CSIDL: Stop	o in Idle Mode I	bit							
				levice enters Id	le mode					
		e module opera								
bit 12	ABAT: Abort All Pending Transmissions bit Signal all transmit buffers to abort transmission. Module will clear this bit when all transmissions									
	are aborted.	nsmit butters to	abort transm	Ission. Module \	will clear this di	t when all trans	missions			
bit 11	Reserved: D	Do not use								
bit 10-8	REQOP<2:0>: Request Operation Mode bits									
	000 = Set Normal Operation mode									
	001 = Set Disable mode 010 = Set Loopback mode									
	010 = Set Loopback mode 011 = Set Listen Only Mode									
	100 = Set Configuration mode									
	101 = Reserved – do not use									
	110 = Reserved – do not use									
hit 7 5	111 = Set Listen All Messages mode									
bit 7-5	OPMODE<2:0>: Operation Mode bits 000 = Module is in Normal Operation mode									
		le is in Disable	•							
	010 = Module is in Loopback mode									
	011 = Module is in Listen Only mode									
	100 = Module is in Configuration mode 101 = Reserved									
	101 = Reserved									
	111 = Modul	le is in Listen A	ll Messages n	node						
bit 4	Unimpleme	nted: Read as	0'							
bit 3		-		Capture Event						
	1 = Enable ir 0 = Disable (sed on CAN r	message receive	e					
		-	ʻ0'							
bit 2-1	Unimplemented: Read as '0' WIN: SFR Map Window Select bit									
bit 2-1 bit 0	WIN: SFR M	/lap Window Se	elect bit							
	WIN: SFR N 1 = Use filter	-	elect bit							

REGISTER 19-2: CiCTRL2: ECAN™ MODULE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_		_	_	—		—			
bit 15							bit 8			
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0			
—	—	—		DNCNT<4:0>						
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown			
bit 15-5	Unimplemen	ted: Read as '	0'							
bit 4-0	DNCNT<4:0>	: DeviceNet™	Filter Bit Num	ber bits						
	10010-1111	1 = Invalid sele	ection							
	10001 = Com	npare up to data	a byte 3, bit 6	with EID<17>						
	•									
	•									
	•									
		npare up to data not compare da	-	with EID<0>						

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
_	—	_			FILHIT<4:0)>		
bit 15							bit	
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0	
	12-1	11-0	11-0	ICODE<6:0>		11-0	11-0	
bit 7				10002 10.0			bit	
Legend: R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, re	ad as '0'		
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown	
			- 1					
bit 15-13 bit 12-8	-	ted: Read as ' Filter Hit Num						
DIL 12-0		1 = Reserved	Der Dits					
	01111 = Filte							
	•							
	•							
	•							
	00001 = Filte 00000 = Filte							
bit 7		ted: Read as '	0'					
bit 6-0	ICODE<6:0>: Interrupt Flag Code bits							
		11111 = Rese						
		IFO almost full	•					
		leceiver overflo Vake-up interru						
	1000001 = E		Pt					
	1000000 = N	lo interrupt						
	0010000-01	11111 = Rese	rved					
	0001111 = R	B15 buffer Inte	errupt					
	•							
	•							
	•							
		B9 buffer inter						
		RB7 buffer inte						
	0000110 = T	RB6 buffer inte	errupt					
		RB5 buffer inte						
		RB4 buffer inte RB3 buffer inte						
		RB2 buffer inte	•					
	0000001 = T	RB1 buffer inte	errupt					
	T	RB0 Buffer inte						

REGISTER 19-3: CiVEC: ECAN[™] MODULE INTERRUPT CODE REGISTER

REGISTER 19-4: CIFCTRL: ECAN[™] MODULE FIFO CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
	DMABS<2:0>		_	_	_	_			
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		<u> </u>	11/00-0	FSA<4:0>					
bit 7					10/(+.0*		bit 0		
Legend:									
R = Readabl	le bit	W = Writable I	oit	U = Unimpler	nented bit, rea	ad as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
	101 = 24 buff 100 = 16 buff 011 = 12 buff 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe	fers in DMA RA fers in DMA RA fers in DMA RA fers in DMA RAM ers in DMA RAM ers in DMA RAM ers in DMA RAM	M M M I I						
bit 12-5	-	ted: Read as 'o							
bit 4-0	FSA<4:0>: F 11111 = RB3 11110 = RB3 • • • • • • • • • • • • • • • • • • •	30 buffer 31 buffer	with Buffer b	Its					

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0		
	_			FBP<5	5:0>				
bit 15							bit		
				.					
U-0	U-0	R-0	R-0	R-0 FNRB<	R-0	R-0	R-0		
 bit 7	_			FINKD>	5.0~		bit		
Legend:									
R = Readab	le bit	W = Writable bi	t	U = Unimpleme	nted bit, re	ad as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	nown		
	011111 = F 011110 = F • •	RB30 buffer							
	000001 = TRB1 buffer 000000 = TRB0 buffer								
bit 7-6	Unimpleme	ented: Read as '0'							
bit 5-0	FNRB<5:0> 011111 = F 011110 = F	RB30 buffer	Buffer Poin	ter bits					

REGISTER 19-5: CiFIFO: ECAN™ MODULE FIFO STATUS REGISTER

REGISTER 19-6: CIINTF: ECAN[™] MODULE INTERRUPT FLAG REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							bit 8

R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF
bit 7							bit 0

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	TXBO: Transmitter in Error State Bus Off bit
bit 12	TXBP: Transmitter in Error State Bus Passive bit
bit 11	RXBP: Receiver in Error State Bus Passive bit
bit 10	TXWAR: Transmitter in Error State Warning bit
bit 9	RXWAR: Receiver in Error State Warning bit
bit 8	EWARN: Transmitter or Receiver in Error State Warning bit
bit 7	IVRIF: Invalid Message Received Interrupt Flag bit
bit 6	WAKIF: Bus Wake-up Activity Interrupt Flag bit
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register)
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIF: FIFO Almost Full Interrupt Flag bit
bit 2	RBOVIF: RX Buffer Overflow Interrupt Flag bit
bit 1	RBIF: RX Buffer Interrupt Flag bit
bit 0	TBIF: TX Buffer Interrupt Flag bit

REGISTER 19-7: CIINTE: ECAN™ MODULE INTERRUPT ENABLE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—		—	—	—	—		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable I	oit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-8	Unimplemen	ted: Read as 'd)'						
bit 7	IVRIE: Invalid	Message Rec	eived Interrup	t Enable bit					
bit 6	WAKIE: Bus	Wake-up Activi	ty Interrupt Fla	ag bit					
bit 5	ERRIE: Error Interrupt Enable bit								
bit 4	Unimplemen	ted: Read as 'o)'						
bit 3	FIFOIE: FIFC	Almost Full Int	errupt Enable	e bit					

- bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit
- bit 1 **RBIE:** RX Buffer Interrupt Enable bit
- bit 0 TBIE: TX Buffer Interrupt Enable bit

REGISTER 19-8: CIEC: ECAN[™] MODULE TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			TERR	CNT<7:0>				
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			RERR	CNT<7:0>				
bit 7							bit (
Legend:								
R = Readable b	it	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared		x = Bit is unknown		

bit 15-8 TERRCNT<7:0>: Transmit Error Count bits

bit 7-0 **RERRCNT<7:0>:** Receive Error Count bits

REGISTER 19-9: CiCFG1: ECAN™ MODULE BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	_	—	_	—	_	—				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SJ\	SJW<1:0>			BRF	P<5:0>						
bit 7							bit 0				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-8	Unimplemen	ted: Read as '	כ'								
bit 7-6		SJW<1:0>: Synchronization Jump Width bits									
		11 = Length is $4 \times TQ$									
		10 = Length is 3 x TQ 01 = Length is 2 x TQ									
	00 = Length i										
bit 5-0		Baud Rate Pres	caler bits								
	11 1111 = T	Q = 2 x 64 x 1/	-CAN								
	•										
	•										
	•										
		Q = 2 x 3 x 1/F									
		$Q = 2 \times 2 \times 1/F_{0}$									
	00 0000 = T	$Q = 2 \times 1 \times 1/Fc$	CAN								

REGISTER 19-10: CiCFG2: ECAN™ MODULE BAUD RATE CONFIGURATION REGISTER 2

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	WAKFIL	—	—	—	:	SEG2PH<2:0>	
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SEG2PHTS	SAM	:	SEG1PH<2:0>			PRSEG<2:0>	
bit 7							bit 0

Legend:				
R = Readab	le bit W	= Writable bit	U = Unimplemented bit	, read as '0'
-n = Value a	t POR '1'	= Bit is set	'0' = Bit is cleared	x = Bit is unknowr
bit 15	Unimplemented:	Read as '0'		
bit 14	•	CAN bus Line Filte	er for Wake-up bit	
		line filter for wake	•	
		filter is not used fo	1	
bit 13-11	Unimplemented:	Read as '0'		
bit 10-8	SEG2PH<2:0>: [Phase Buffer Segn	nent 2 bits	
	111 = Length is 8	x Tq		
	000 = Length is 1	x TQ		
bit 7	SEG2PHTS: Pha	ise Segment 2 Tim	ne Select bit	
	1 = Freely program	mmable		
	0 = Maximum of S	SEG1PH bits or Inf	ormation Processing Time (IPT), whichever is greater
bit 6	SAM: Sample of	the CAN bus Line	bit	
		•	at the sample point	
		mpled once at the		
bit 5-3		Phase Buffer Segn	nent 1 bits	
	111 = Length is 8			
h:+ 0 0	000 = Length is 1			
bit 2-0		ropagation Time So	egment DIts	
	111 = Length is 8 000 = Length is 1	XIQ		

© 2009 Microchip Technology Inc.

REGISTER 19-11: CIFEN1: ECAN[™] MODULE ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FLTEN7 | FLTEN6 | FLTEN5 | FLTEN4 | FLTEN3 | FLTEN2 | FLTEN1 | FLTEN0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 19-12: CIBUFPNT1: ECAN™ MODULE FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10000		2<3:0>		10000		P<3:0>	10110		
L:4 / C	1 3 51	<0.02			1201	<0.0×	h:+ 0		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F1BP<3:0>					F0BF	P<3:0>			
bit 7							bit 0		
Legend:									
R = Readable	R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
L									
bit 15-12	F3BP<3:0>:	RX Buffer Writt	en when Filte	er 3 Hits bits					
bit 11-8	F2BP<3:0>:	RX Buffer Writt	en when Filte	er 2 Hits bits					
bit 7-4	F1BP<3:0>:	RX Buffer Writt	en when Filte	er 1 Hits bits					
bit 3-0	F0BP<3:0>:	RX Buffer Writ	ten when Filte	er 0 Hits bits					
	1111 = Filter	r hits received ir	n RX FIFO bu	Iffer					
	1110 = Filte r	r hits received ir	NRX Buffer 1	4					
	•								
	•								
	•								
		r hits received ir r hits received ir							

REGISTER 19-13: CIBUFPNT2: ECAN™ MODULE FILTER 4-7 BUFFER POINTER REGISTER

Dates	D 444 0	D 444 0	D 444 0	D 444 A	D 444 0	D 444 0	5444
bit 15							bit 8
	F7BP<	<3:0>			F6BP	<3:0>	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F5BP<3:0>				F4BP<3:0>				
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F7BP<3:0>: RX Buffer Written when Filter 7 Hits bits
bit 11-8	F6BP<3:0>: RX Buffer Written when Filter 6 Hits bits
bit 7-4	F5BP<3:0>: RX Buffer Written when Filter 5 Hits bits
bit 3-0	F4BP<3:0>: RX Buffer Written when Filter 4 Hits bits

REGISTER 19-14: CIBUFPNT3: ECAN™ MODULE FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F11BP	<3:0>			F10BF	°<3:0>	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F9BP<	<3:0>		F8BP<3:0>				
bit 7							bit 0	

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-12	F11BP<3:0>: RX Buffer Written when Filter 11 Hits bits

bit 11-8 **F10BP<3:0>:** RX Buffer Written when Filter 10 Hits bits

bit 7-4 **F9BP<3:0>:** RX Buffer Written when Filter 9 Hits bits

bit 3-0 F8BP<3:0>: RX Buffer Written when Filter 8 Hits bits

© 2009 Microchip Technology Inc.

REGISTER 19-15: CIBUFPNT4: ECAN™ MODULE FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F15B	P<3:0>		F14BP<3:0>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
R/VV-U		P<3:0>	R/W-0	R/W-0		BP<3:0>	R/W-U		
bit 7	1100	1 40.05			1 121		bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 15-12	F15BP<3:0	RX Buffer Write	itten when Fil	ter 15 Hits bits					
bit 11-8	F14BP<3:0	: RX Buffer Write	itten when Fil	ter 14 Hits bits					
bit 7-4	7-4 F13BP<3:0>: RX Buffer Written when Filter 13 Hits bits								

bit 3-0 F12BP<3:0>: RX Buffer Written when Filter 12 Hits bits

	(n = 0,	1,, 15)						
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x	
SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x =		x = Bit is unkr	x = Bit is unknown	
bit 15-5 bit 4 bit 3	1 = Message 0 = Message Unimplemen EXIDE: Exte If MIDE = 1 t 1 = Match on 0 = Match on	lly messages w lly messages w	Dx must be '1 Dx must be '0 0' Enable bit ith extended i	' to match filter dentifier addres	sses			
	If MIDE = 0 t	E bit.						
bit 2	•	nted: Read as '						
bit 1-0	1 = Message	Extended Ider address bit Ell address bit Ell	Dx must be '1					

REGISTER 19-16: CIRXFnSID: ECAN[™] MODULE ACCEPTANCE FILTER n STANDARD IDENTIFIER

REGISTER 19-17: CIRXFnEID: ECAN[™] MODULE ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15				•			bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-18: CiFMSKSEL1: ECAN™ MODULE FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7M	SK<1:0>	F6MSI	< <1:0>	F5MS	K<1:0>	F4MS	K<1:0>
bit 15		·					bit 8
DAMA	DAALO	DAMA	D /// 0	DAMA	D 444 O	DAMA	DAMA
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SK<1:0>	F2MSI	<<1:0>	F1MS	K<1:0>	FOMS	K<1:0>
bit 7							bit 0
1							
Legend:					1		
R = Readable bit		W = Writable		-	nented bit, read		
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-14	E7MEK <1.0	. Mask Source	for Filtor 7 h	:4			
bit 13-12		Mask Source					
bit 11-10		>: Mask Source					
bit 9-8	F4MSK<1:0>	Mask Source	e for Filter 4 b	it			
bit 7-6	F3MSK<1:0>	Mask Source	e for Filter 3 b	it			
bit 5-4	F2MSK<1:0>	Mask Source	e for Filter 2 b	it			
bit 3-2	F1MSK<1:0>	: Mask Source	e for Filter 1 b	it			
bit 1-0	F0MSK<1:0>	-: Mask Source	e for Filter 0 b	it			
	11 = Reserve	ed					
		ance Mask 2 reg	-				
	•	ance Mask 1 reg					
	00 = Accepta	ance Mask 0 reg	gisters contair	n mask			

REGISTER 19-19: CiFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F15M	ISK<1:0>	F14MS	K<1:0>	F13MS	K<1:0>	F12MS	K<1:0>	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F11M	SK<1:0>	F10MS	K<1:0>	F9MSI	K<1:0>	F8MSł	<<1:0>	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15-14	F15MSK<1:0	>: Mask Sourc	e for Filter 15	bit				
	F15MSK<1:0>: Mask Source for Filter 15 bit							
	11 = Reserve							
	10 = Accepta	nce Mask 2 reg						
	10 = Accepta 01 = Accepta	nce Mask 2 reg nce Mask 1 reg	jisters contain	mask				
	10 = Accepta 01 = Accepta 00 = Accepta	nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	gisters contain gisters contain	i mask i mask				
bit 13-12	10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:0	nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg >: Mask Sourc	gisters contain gisters contain e for Filter 14	i mask i mask bit (same value				
	10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:0	nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg >: Mask Sourc	gisters contain gisters contain e for Filter 14	i mask i mask				
bit 13-12	10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:0 F13MSK<1:0	nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg >: Mask Sourc >: Mask Sourc	gisters contain gisters contain e for Filter 14 e for Filter 13	i mask i mask bit (same value	es as bit 15-14)			
bit 13-12 bit 11-10	10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:0 F13MSK<1:0 F12MSK<1:0	nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg >: Mask Sourc >: Mask Sourc >: Mask Sourc	jisters contain jisters contain e for Filter 14 e for Filter 13 e for Filter 12	n mask n mask bit (same value bit (same value	es as bit 15-14) es as bit 15-14)	1		

- bit 3-2 **F9MSK<1:0>:** Mask Source for Filter 9 bit (same values as bit 15-14)
- bit 1-0 **F8MSK<1:0>:** Mask Source for Filter 8 bit (same values as bit 15-14)

REGISTER 19-20: CIRXMnSID: ECAN™ MODULE ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	MIDE	—	EID17	EID16
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit			U = Unimpler	mented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-5	1 = Include b	Standard Identi it SIDx in filter o is don't care in f	comparison	son			
bit 4	Unimpleme	nted: Read as '	כ'				
bit 3	1 = Match o 0 = Match e	ifier Receive Mo nly message typ ither standard o Filter SID) = (Mo	es (standard r extended a	ddress messag	e if filters match	י. ו	DE bit in filter
bit 2		nted: Read as '					
bit 1-0	1 = Include	Extended Ider bit EIDx in filter is don't care in	comparison	ison			

REGISTER 19-21: CIRXMnEID: ECAN™ TECHNOLOGY ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

REGISTER 19-22: CiRXFUL1: ECAN™ MODULE RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFUL0 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 19-23: CIRXFUL2: ECAN™ MODULE RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | • | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXFUL<31:16>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 19-24: CiRXOVF1: ECAN™ MODULE RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXOVF7 | RXOVF6 | RXOVF5 | RXOVF4 | RXOVF3 | RXOVF2 | RXOVF1 | RXOVF0 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXOVF<15:0>:** Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

REGISTER 19-25: CIRXOVF2: ECAN™ MODULE RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXOVF<31:16>:** Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

REGISTER 19-26: CiTRmnCON: ECAN[™] MODULE TX/RX BUFFER m CONTROL REGISTER (m = 0.2.4.6: n = 1.3.5.7)

	(iii – 0,	2, 4 ,0, 11 - 1,0,	5,7)				
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>
bit 15							bit 8

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPR	RI<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	See Definition for Bits 7-0, Controls Buffer n
bit 7	TXENm: TX/RX Buffer Selection bit
	1 = Buffer TRBn is a transmit buffer
	0 = Buffer TRBn is a receive buffer
bit 6	TXABTm: Message Aborted bit ⁽¹⁾
	1 = Message was aborted
	0 = Message completed transmission successfully
bit 5	TXLARBm: Message Lost Arbitration bit ⁽¹⁾
	1 = Message lost arbitration while being sent
	0 = Message did not lose arbitration while being sent
bit 4	TXERRm : Error Detected During Transmission bit ⁽¹⁾
	1 = A bus error occurred while the message was being sent
	0 = A bus error did not occur while the message was being sent
bit 3	TXREQm: Message Send Request bit
	Setting this bit to '1' requests sending a message. The bit will automatically clear when the message is successfully sent. Clearing the bit to '0' while set will request a message abort.
bit 2	RTRENm: Auto-Remote Transmit Enable bit
	1 = When a remote transmit is received, TXREQ will be set
	0 = When a remote transmit is received, TXREQ will be unaffected
bit 1-0	TXmPRI<1:0>: Message Transmission Priority bits
	11 = Highest message priority
	10 = High intermediate message priority
	01 = Low intermediate message priority
	00 = Lowest message priority

Note 1: This bit is cleared when TXREQ is set.

	he buffers, SID, I ot Special Function	, ,	a Field and R	eceive Status re	egisters are sto	ored in DMA RA	M. These are
REGISTER	19-27: CiTRB (n = 0,	nSID: ECAN 1,, 31)	™ MODULE	BUFFER n S	TANDARD II	DENTIFIER	
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		_	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unknown	
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-2	-	Standard Identi					
bit 1	SRR: Substitu	ute Remote Re	quest bit				
	1 = Message will request remote transmission 0 = Normal message						
bit 0	IDE: Extende	d Identifier bit					
	 1 = Message will transmit extended identifier 0 = Message will transmit standard identifier 						

REGISTER 19-28: CiTRBnEID: ECAN™ MODULE BUFFER n EXTENDED IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—	—	_	_	EID17	EID16	EID15	EID14
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown		nown		

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

REGISTER 19-29: CiTRBnDLC: ECAN™ MODULE BUFFER n DATA LENGTH CONTROL

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10	EID<5:0>: Extended Identifier bits
bit 9	RTR: Remote Transmission Request bit
	1 = Message will request remote transmission
	0 = Normal message
bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

(n = 0, 1, ..., 31)

REGISTER 19-30: CiTRBnDm: ECANTM MODULE BUFFER n DATA FIELD BYTE m $(n = 0, 1, ..., 31; m = 0, 1, ..., 7)^{(1)}$

| R/W-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRBnDm7 | TRBnDm6 | TRBnDm5 | TRBnDm4 | TRBnDm3 | TRBnDm2 | TRBnDm1 | TRBnDm0 |
| bit 7 | • | | • | | | | bit 0 |

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 **TRnDm<7:0>:** Data Field Buffer 'n' Byte 'm' bits

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.

REGISTER 19-31: CITRBnSTAT: ECAN™ MODULE RECEIVE BUFFER n STATUS

	(n = 0,	1,, 31)					
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—		—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	

bit 15-13 Unimplemented: Read as '0'

'1' = Bit is set

-n = Value at POR

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits (only written by module for receive buffers, unused for transmit buffers) Encodes number of filter that resulted in writing this buffer.

'0' = Bit is cleared

bit 7-0 Unimplemented: Read as '0'

x = Bit is unknown

20.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 16. "Analog-to-Digital Converter (ADC)" (DS70225), which is available from the Microchip website (www.microchip.com).

The PIC24HJXXXGPX06A/X08A/X10A devices have up to 32 Analog-to-Digital input channels. These devices also have up to 2 Analog-to-Digital converter modules (ADCx, where 'x' = 1 or 2), each with its own set of Special Function Registers.

The AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

20.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- · Conversion speeds of up to 1.1 Msps
- · Up to 32 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Two result alignment options (signed/unsigned)
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the Analog-to-Digital Converter can have up to 32 analog input pins, designated AN0 through AN31. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of the Analog-to-Digital Converter is shown in Figure 20-1.

20.2 Analog-to-Digital Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (ADxCON3<7:0>)
 - d) Determine how many S/H channels will be used (ADxCON2<9:8> and ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (ADxCON1<7:5> and ADxCON3<12:8>)
 - f) Select how conversion results are presented in the buffer (ADxCON1<9:8>)
 - g) Turn on the ADC module (ADxCON1<15>)
 - Configure ADC interrupt (if required):
 - a) Clear the ADxIF bit
 - b) Select ADC interrupt priority


20.3 ADC and DMA

2.


If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. Both ADC1 and ADC2 can trigger a DMA data transfer. If ADC1 or ADC2 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF or AD2IF bit gets set as a result of an ADC1 or ADC2 sample conversion sequence.

The SMPI<3:0> bits (ADxCON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (ADxCON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.







R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	_	ADSIDL	ADDMABM	—	AD12B	FORM	/<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0 HC,HS	R/C-0 HC, HS
	SSRC<2:0>			SIMSAM	ASAM	SAMP	DONE
bit 7							bit (
Legend:		HC = Cleared	by hardware	HS = Set by I	hardware		
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15		Operating Mod dule is operatin dule is off					
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	ADSIDL: Stop	p in Idle Mode I	bit				
		nue module ope module opera			le mode		
	channel t 0 = DMA buff	that is the same fers are written	e as the addres in Scatter/Gath	s used for the er mode. The	non-DMA star module will pro	rovide an addre nd-alone buffer wide a scatter/g e size of the DN	ather addres
bit 11	Unimplemen	ted: Read as '	0'				
bit 10	AD12B: 10-B	it or 12-Bit Ope	eration Mode bi	t			
		-channel ADC o channel ADC o					
bit 9-8		Data Output F	•				
		ed			vhere s = .NO	T.d<9>)	
	For 12-bit ope 11 = Reserve 10 = Reserve 01 = Signed I	eration: ed ed Integer (Dout =	ssss sddd	dddd dddd, v	vhere s = .NO	T.d<11>)	
	00 = Integer (DOUI = 00000					
bit 7-5	00 = Integer (SSRC<2:0>:			,			
bit 7-5	SSRC<2:0>: 111 = Interna 110 = Reserv 101 = Reserv 100 = GP tim 011 = Reserv 010 = GP tim 001 = Active	Sample Clock al counter ends /ed /er (Timer5 for / /ed	Source Select sampling and s ADC1, Timer3 f ADC1, Timer5 f IT0 pin ends sa	bits starts conversi for ADC2) com for ADC2) com ampling and sta	ipare ends sar ipare ends sar arts conversior	npling and start	

REGISTER 20-1: ADxCON1: ADCx CONTROL REGISTER 1(where x = 1 or 2)

REGISTER 20-1: ADxCON1: ADCx CONTROL REGISTER 1(where x = 1 or 2) (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
	<pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence</pre>
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed. 0 = ADC conversion not started or in progress Automatically set by hardware when analog-to-digital conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation

in progress. Automatically cleared by hardware at start of a new conversion.

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
	VCFG<2:0	>		_	CSCNA	CHPS	6<1:0>				
bit 15							bit 8				
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BUFS			SMP	<3:0>		BUFM	ALTS				
bit 7							bit (
Legend:											
R = Readabl	le bit	W = Writab	le bit	U = Unimple	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is s	set	ʻ0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-13	VCFG<2:0	>: Converter V	oltage Reference	Configuration	bits						
		VREF+	VREF-								
	000	AVDD	AVss	_							
	001 E	xternal VREF+	AVss								
	010	AVdd	External VREF-								
	011 E	xternal VREF+	External VREF-								
	lxx	AVdd	AVss								
bit 12-11	Unimplem	ented: Read a	s '0'								
bit 10	CSCNA: Scan Input Selections for CH0+ during Sample A bit										
	1 = Scan inputs										
	0 = Do not scan inputs										
bit 9-8	CHPS<1:0>: Selects Channels Utilized bits										
	When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as '0'										
	1x = Converts CH0, CH1, CH2 and CH3 01 = Converts CH0 and CH1										
	00 = Conv										
bit 7	BUFS: Buffer Fill Status bit (only valid when BUFM = 1)										
			g second half of t g first half of buffe								
hit 6			•			i second nan					
bit 6 bit 5-2	-	ented: Read a Selects Incre 	ement Rate for DN	/A Addresses	bits or number	of sample/conv	/ersion				
	-	per interrupt									
	1111 = Increments the DMA address or generates interrupt after completion of every										
	sample/conversion operation 1110 = Increments the DMA address or generates interrupt after completion of every 15tl										
		mple/conversio		generatee	interrupt anter						
	•										
	•										
	• 0001 = Inc	crements the	DMA address of	or generates	interrupt after	completion o	of every 2n				
		mple/conversio		Serierateo	interrupt alter	completion e					
		rements the mple/conversio	DMA address	or generate	es interrupt a	after completio	on of ever				
bit 1		ffer Fill Mode S	-								
	1 = Starts	filling first half o	of buffer on first ir uffer from the beg		econd half of bu	uffer on next inte	errupt				
bit 0	-	-	mple Mode Selec	-							
		-	elects for Sample		nole and Samo	le B on next sa	mple				
							17 · · ·				

0 = Always uses channel input selects for Sample A

REGISTER 2	0-3: ADXC0	ON3: ADCX CC		REGISTER 3						
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADRC		—			SAMC<4:0>	(1)				
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
1010 0	10000	1000 0		<7:0> ⁽²⁾	10000	10000	1000 0			
bit 7			7,200	1.0			bit 0			
Legend:										
R = Readable	bit	W = Writable bi	t	U = Unimpler	mented bit, re	ad as '0'				
-n = Value at F	= Value at POR '1' = Bit is set '0' = Bit is cleared		ared	x = Bit is unkr	างพท					
bit 15		Conversion Cloc	k Source bit	t						
	1 = ADC inter 0 = Clock der	mal RC clock ived from system	n clock							
bit 14-13		ted: Read as '0'	TCIOCK							
bit 12-8	-		ne hits(1)							
511 12 0	SAMC<4:0>: Auto Sample Time bits ⁽¹⁾ 11111 = 31 TAD									
	•									
	•									
	•	_								
	00001 = 1 TA 00000 = 0 TA									
bit 7-0		Analog-to-Digita	l Conversio	n Clock Select b	oits ⁽²⁾					
	11111111 =									
	•									
	•									
	•									
	01000000 =									
	00111111 =	TCY · (ADCS<7:	0> + 1) = 64	\cdot TCY = TAD						
	•									
	•									
	•									
		TCY · (ADCS<7: TCY · (ADCS<7:								
		TCY · (ADCS<7. TCY · (ADCS<7:								
Note 1: Th	is bit onlv used	if ADxCON1 <s< td=""><td>SRC> = 1.</td><td></td><td></td><td></td><td></td></s<>	SRC> = 1.							
		d if ADxCON3 <a< td=""><td></td><td></td><td></td><td></td><td></td></a<>								
			-1.							

REGISTER 20-3: ADxCON3: ADCx CONTROL REGISTER 3

REGISTER 20-4: ADxCON4: ADCx CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
—	—	—	—	—		DMABL<2:0>		
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	ared x = Bit is unknown		

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

 $\tt 001$ = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

REGISTER 20-5: ADxCHS123: ADCx INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
_	—	—	_	—	CH123	NB<1:0>	CH123SB				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
—	—	—		—	CH123	NA<1:0>	CH123SA				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable b	it	U = Unimpler	mented bit, rea	ıd as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	unknown				
bit 15-11	Unimplemen	ted: Read as '0	,								
bit 10-9	CH123NB<1	:0>: Channel 1,	2, 3 Negative	e Input Select fo	or Sample B bi	ts					
	When AD12B = 1, CHxNB is: U-0, Unimplemented, Read as '0'										
	11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11										
	10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8										
	0x = CH1, Cł	H2, CH3 negativ	e input is VR	EF-							
bit 8	CH123SB: C	hannel 1, 2, 3 P	ositive Input	Select for Samp	ole B bit						
	When AD12B = 1, CHxSB is: U-0, Unimplemented, Read as '0'										
	 1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2 										
	•	•	•	e input is AN1,	CH3 positive	input is AN2					
bit 7-3	Unimplemen	ted: Read as '0	,								
bit 2-1		:0>: Channel 1,	· •	•	•	ts					
		B = 1, CHxNA is	· ·	· · ·							
		11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8									
					N7, CH3 nega	tive input is AN	18				
1.11.0		H2, CH3 negativ	•								
bit 0		hannel 1, 2, 3 P	-								
		B = 1, CHxSA is				input in ANS					
		tive input is AN3 tive input is AN3									
		ive input is ANU	, on z positiv	e input is ANT,	on is positive	input is Anz					

© 2009 Microchip Technology Inc.

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB		_			CH0SB<4:0>	•	
bit 15							bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA				1010 0	CH0SA<4:0>	-	1000 0
bit 7					0.1007.1.10		bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	id as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bi							nown
bit 12-8 bit 7	CH0SB<4:0>: Same definitio CH0NA: Char 1 = Channel 0	n as bit<4:0>. inel 0 Negative negative inpu	e Input Select f t is AN1				
	0 = Channel 0	•					
bit 6-5 bit 4-0	Unimplement CH0SA<4:0>:			loct for Sample	a A bite		
bit 4 -0	11111 = Char		•	lect for Sample			
	11111 = Ondi 11110 = Char •						

REGISTER 20-6: ADxCHS0: ADCx INPUT CHANNEL 0 SELECT REGISTER

Note: ADC2 can only select AN0 through AN15 as positive inputs.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16

03323	03322	03321	03320	03319	03310	03317	03310
bit 7							bit 0
Legend:							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<31:16>: ADC Input Scan Selection bits

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 32 analog inputs, all ADxCSSH bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
 - **2:** CSSx = ANx, where x = 16 through 31.

REGISTER 20-8: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW^(1,2)

Legend: R = Readable bit W = Writable bit							
bit 7							bit 0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
							DIL O
bit 15	•		•	•			bit 8
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-0

-n = Value at POR

CSS<15:0>: ADC Input Scan Selection bits

'1' = Bit is set

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREF-.

'0' = Bit is cleared

2: CSSx = ANx, where x = 0 through 15.

x = Bit is unknown

REGISTER 20-9: AD1PCFGH: ADC1 PORT CONFIGURATION REGISTER HIGH^(1,2,3,4)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG31 | PCFG30 | PCFG29 | PCFG28 | PCFG27 | PCFG26 | PCFG25 | PCFG24 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 |
| PCFG23 | PCFG22 | PCFG21 | PCFG20 | PCFG19 | PCFG18 | PCFG17 | PCFG16 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 P

bit 7

PCFG<31:16>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss
 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 high port Configuration register exists.
 - **3:** PCFGx = ANx, where x = 16 through 31.
 - **4:** PCFGx bits will have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode.

REGISTER 20-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2,3,4)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PCFG<15:0>:** ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.

- 2: On devices with 2 analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
- **3:** PCFGx = ANx, where x = 0 through 15.
- **4:** PCFGx bits will have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode.

bit 0

21.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A families of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "CodeGuard™ Security" (DS70239), Section 24. "Programming and Diagnostics" (DS70246), and Section 25. "Device Configuration" (DS70231) in the "PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

PIC24HJXXXGPX06A/X08A/X10A devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- · Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- In-Circuit Emulation

21.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 21-1.

The individual Configuration bit descriptions for the FBS, FSS, FGS, FOSCSEL, FOSC, FWDT and FPOR Configuration registers are shown in Table 21-2.

Note that address 0xF80000 is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The upper byte of all device Configuration registers should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	RBS	<1:0>		_		BSS<2:0>		BWRP
0xF80002	FSS	RSS	<1:0>	_	_		SSS<2:0>		SWRP
0xF80004	FGS	_	_	—	_	_	GSS<1	:0>	GWRP
0xF80006	FOSCSEL	IESO	Reserved ⁽²⁾	_	_	_	FNC)SC<2:0>	
0xF80008	FOSC	FCKSI	M<1:0>	_	_	_	OSCIOFNC	POSCN	1D<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOST ·	<3:0>	
0xF8000C	FPOR	_	—	_	_	_	FPV	/RT<2:0>	
0xF8000E	FICD	Rese	rved ⁽¹⁾	JTAGEN	_	—	—	ICS<	:1:0>
0xF80010	FUID0				User Unit ID E	Byte 0			
0xF80012	FUID1		User Unit ID Byte 1						
0xF80014	FUID2		User Unit ID Byte 2						
0xF80016	FUID3				User Unit ID E	Byte 3			

TABLE 21-1: DEVICE CONFIGURATION REGISTER MAP

Note 1: When read, these bits will appear as '1'. When you write to these bits, set these bits to '1'.

2: When read, this bit returns the current programmed value.

IADLE ZI-Z.	PIC24HJXXXGPX06A/X06A/X10A CONFIGURATION BITS DESCRIPTION				
Bit Field	Register	Description			
BWRP	FBS	Boot Segment Program Flash Write Protection 1 = Boot segment may be written 0 = Boot segment is write-protected			
BSS<2:0>	FBS	 Boot Segment Program Flash Code Protection Size X11 = No Boot program Flash segment Boot space is 1K IW less VS 110 = Standard security; boot program Flash segment starts at End of VS, ends at 0x0007FE 010 = High security; boot program Flash segment starts at End of VS, ends at 0x0007FE Boot space is 4K IW less VS 101 = Standard security; boot program Flash segment starts at End of VS, ends at 0x001FFE 001 = High security; boot program Flash segment starts at End of VS, ends at 0x001FFE 001 = High security; boot program Flash segment starts at End of VS, ends at 0x001FFE Boot space is 8K IW less VS 100 = Standard security; boot program Flash segment starts at End of VS, ends at 0x003FFE 000 = High security; boot program Flash segment starts at End of VS, ends at 0x003FFE 000 = High security; boot program Flash segment starts at End of VS, ends at 0x003FFE 			
RBS<1:0>	FBS	Boot Segment RAM Code Protection 11 = No Boot RAM defined 10 = Boot RAM is 128 Bytes 01 = Boot RAM is 256 Bytes 00 = Boot RAM is 1024 Bytes			
SWRP	FSS	Secure Segment Program Flash Write Protection 1 = Secure segment may be written 0 = Secure segment is write-protected			

TABLE 21-2: PIC24HJXXXGPX06A/X08A/X10A CONFIGURATION BITS DESCRIPTION

Bit Field	Register	Description
SSS<2:0>	FSS	Secure Segment Program Flash Code Protection Size (FOR 128K and 256K DEVICES) X11 = No Secure program Flash segment
		Secure space is 8K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE 010 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		Secure space is 16K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x007FFE 001 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
		Secure space is 32K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 0x00FFFE 000 = High security; secure program Flash segment starts at End of BS, ends at 0x00FFFE
		(FOR 64K DEVICES) X11 = No Secure program Flash segment
		Secure space is 4K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x001FFE 010 = High security; secure program Flash segment starts at End of BS, ends at 0x001FFE
		Secure space is 8K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE 001 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		Secure space is 16K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 0x007FFE 000 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
RSS<1:0>	FSS	Secure Segment RAM Code Protection 11 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard Security; general program Flash segment starts at End of SS, ends at EOM 0x = High Security; general program Flash segment starts at End of ESS, ends at EOM
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected

TABLE 21-2: PIC24HJXXXGPX06A/X08A/X10A CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
IESO	FOSCSEL	Internal External Start-up Option bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Reserved 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
PLLKEN	FWDT	PLL Lock Enable bit 1 = Clock switch to PLL source will wait until the PLL lock signal is valid. 0 = Clock switch will not wait for the PLL lock signal.
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 0001 = 1:2 0000 = 1:1

TABLE 21-2: PIC24HJXXXGPX06A/X08A/X10A CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
JTAGEN	FICD	JTAG Enable bits 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved

TABLE 21-2:	PIC24HJXXXGPX06A/X08A/X10A	CONFIGURATION BITS I	DESCRIPTION (CONTINUED)

21.2 On-Chip Voltage Regulator


All of the PIC24HJXXXGPX06A/X08A/X10A devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24HJXXXGPX06A/X08A/X10A family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. The regulator requires that a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) be connected to the VCAP/VDDCORE pin (Figure 21-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 24-13 of **Section 24.1 "DC Characteristics"**.

Note:	It is important for the low-ESR capacitor to							
	be placed as close as possible to the							
	VCAP/VDDCORE pin.							

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 21-1: ON-CHIP VOLTAGE REGULATOR⁽¹⁾ CONNECTIONS



21.3 BOR: Brown-out Reset

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit that monitors the regulated voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>). Furthermore, if an oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

21.4 Watchdog Timer (WDT)

For PIC24HJXXXGPX06A/X08A/X10A devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- · On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3.2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

The CLRWDT and PWRSAV instructions Note: clear the prescaler and postscaler counts when executed.

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

If the WINDIS bit (FWDT<6>) is cleared, the Note: CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.




FIGURE 21-2: WDT BLOCK DIAGRAM

21.5 JTAG Interface

PIC24HJXXXGPX06A/X08A/X10A devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

Note:	For further information, refer to the
	PIC24H Family Reference Manual",
	Section 24. "Programming and
	Diagnostics" (DS70246), which is
	available from the Microchip website
	(www.microchip.com).

21.6 Code Protection and CodeGuard™ Security

The PIC24H product families offer advanced implementation of CodeGuard[™] Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IP are resident on the single chip. The code protection features vary depending on the actual PIC24H implemented. The following sections provide an overview these features.

The code protection features are controlled by the Configuration registers: FBS, FSS and FGS.

Note:	For	further	informat	ion, ref	er to	the
	"PIC	24H Fan	nily Refer	ence Ma	nual", S	Sec-
	tion	23.	"CodeGu	lard™	Secu	rity"
			which is			
	Micr	ochip we	bsite (ww	w.microo	chip.co	m).

21.7 In-Circuit Serial Programming Programming Capability

PIC24HJXXXGPX06A/X08A/X10A family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) document for details about ICSP programming capability.

Any one out of three pairs of programming clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

21.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any one out of three pairs of debugging clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP programming capability connections to MCLR, VDD, Vss and the PGEDx/PGECx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

22.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A families of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- Literal operations
- DSP operations
- · Control operations

Table 22-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 22-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double word instructions, which were made double word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"dsPIC30F/33F Programmer's Reference Manual"* (DS70157).

TABLE 22-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal $\in \{031\}$
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU,Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU,Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	(2 or 3)	None

© 2009 Microchip Technology Inc.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = f	1	1	N,Z
		COM	f,WREG	WREG = \overline{f}	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - C)$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
31	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
32	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
33	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
34	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
35	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
36	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
37	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
38	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
39	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
40	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
41	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
42	NEG	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
43	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
44	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
45	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
46	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep

TABL	.E 22-2:	INSTRU	JCTION SET OVER	VIEW (CONTINUED)			
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
47	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
48	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
49	RESET	RESET		Software device Reset	1	1	None
50	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
51	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
52	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
53	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
54	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
55	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
56	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
57	SE	SE	Ws, Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
58	SETM	SETM	f	f = 0xFFFF	1	1	None
00	5 BIN	SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFF	1	1	None
59	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
00	51	SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	White Left Shift Wb by Whs	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wrid = Left Shift Wb by lit5	1	1	N,Z
60	SUB	SUB	f	f = f - WREG	1	1	C,DC,N,OV,Z
00	308	SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
				Wd = Wb - lit5	1	1	
61	GUDD	SUB	Wb,#lit5,Wd				C,DC,N,OV,Z
01	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (C)$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	Wn = Wn - lit10 - (C)	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
62	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
63	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	Wd = Wb = Vb = (C) $Wd = lit5 - Wb - (C)$	1	1	C,DC,N,OV,Z
64	SWAP	SUBBR SWAP.b	WD,#1105,Wd Wn	Wn = nibble swap Wn	1	1	None
57	OWAP	SWAP.D		Wn = byte swap Wn	1	1	None
65			Wn		1	2	
65	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>		∠	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
67	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
68	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
69	ULNK	ULNK		Unlink Frame Pointer	1	1	None
70	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
71	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

NOTES:

23.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- · Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

23.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

23.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

23.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

23.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

23.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

23.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

23.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

23.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

23.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

23.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

23.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

23.12 PICkit 2 Development Programmer

The PICkit 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

23.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

24.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJXXXGPX06A/X08A/X10A electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24HJXXXGPX06A/X08A/X10A family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital-only pin with respect to Vss	0.3V to +5.6V
Voltage on VCAP/VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 24-2).
 - **3:** Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.

24.1 DC Characteristics

Characteristic	VDD Range	Temp Range	Max MIPS			
Characteristic	(in Volts)	(in °C)	PIC24HJXXXGPX06A/X08A/X10A 40			
	3.0-3.6V	-40°C to +85°C	40			
	3.0-3.6V	-40°C to +125°C	40			

TABLE 24-1: OPERATING MIPS VS. VOLTAGE

TABLE 24-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD		Pint + Pi/c	D	W
I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	IA	W

TABLE 24-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θја	40		°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 64-pin QFN (9x9x0.9 mm)	θја	28	-	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

DC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions		
Operati	ng Voltag	e							
DC10	Supply V	/oltage							
	Vdd		3.0	_	3.6	V	Industrial and Extended		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	—	_	V	—		
DC16	VPOR	VDD Start Voltage ⁽⁴⁾ to ensure internal Power-on Reset signal	_	—	Vss	V	_		
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	-	—	V/ms	0-3.0V in 0.1s		
DC18	VCORE	VDD Core ⁽³⁾ Internal regulator voltage	2.25	—	2.75	V	Voltage is dependent on load, temperature and VDD		

TABLE 24-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: VDD voltage must remain at Vss for a minimum of 200 μs to ensure POR.

TABLE 24-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			(unless othe	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions					
Operating Cur	rent (IDD) ⁽²⁾								
DC20d	27	30	mA	-40°C					
DC20a	27	30	mA	+25°C		10 MIPS			
DC20b	27	30	mA	+85°C	3.3V	TO MIPS			
DC20c	27	35	mA	+125°C					
DC21d	36	40	mA	-40°C		16 MIPS			
DC21a	37	40	mA	+25°C	2.21/				
DC21b	38	45	mA	+85°C	- 3.3V				
DC21c	39	45	mA	+125°C					
DC22d	43	50	mA	-40°C					
DC22a	46	50	mA	+25°C	2.21/				
DC22b	46	55	mA	+85°C	- 3.3V	20 MIPS			
DC22c	47	55	mA	+125°C					
DC23d	65	70	mA	-40°C					
DC23a	65	70	mA	+25°C					
DC23b	65	70	mA	+85°C	- 3.3V	30 MIPS			
DC23c	65	70	mA	+125°C	1				
DC24d	84	90	mA	-40°C					
DC24a	84	90	mA	+25°C	2.21/				
DC24b	84	90	mA	+85°C	- 3.3V	40 MIPS			
DC24c	84	90	mA	+125°C	1				

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

DC CHARACT	ERISTICS		(unless othe		s: 3.0V to 3.6V ≤ TA ≤ +85°C for In ≤ TA ≤ +125°C for E>				
Parameter No.	Typical ⁽¹⁾	Мах	Units	Units Conditions					
Idle Current (li	DLE): Core OF	F Clock ON	Base Curren	t ⁽²⁾					
DC40d	3	25	mA	-40°C					
DC40a	3	25	mA	+25°C	_	10 MIPS			
DC40b	3	25	mA	+85°C	3.3V				
DC40c	3	25	mA	+125°C					
DC41d	4	25	mA	-40°C		16 MIPS			
DC41a	5	25	mA	+25°C	- 3.3V				
DC41b	6	25	mA	+85°C	5.5V				
DC41c	6	25	mA	+125°C	_				
DC42d	8	25	mA	-40°C					
DC42a	9	25	mA	+25°C	3.3V	20 MIPS			
DC42b	10	25	mA	+85°C	3.3V	20 101195			
DC42c	10	25	mA	+125°C	_				
DC43a	15	25	mA	+25°C					
DC43d	15	25	mA	-40°C	- 3.3V	30 MIPS			
DC43b	15	25	mA	+85°C	3.3V	30 IVIIPS			
DC43c	15	25	mA	+125°C					
DC44d	16	25	mA	-40°C					
DC44a	16	25	mA	+25°C	3.3∨	40 MIPS			
DC44b	16	25	mA	+85°C	3.3V	40 1111-5			
DC44c	16	25	mA	+125°C					

TABLE 24-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

TABLE 24-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions						
Power-Down	Current (IPD) ⁽	2)								
DC60d	55	500	μΑ	-40°C						
DC60a	211	500	μΑ	+25°C	2.21/	Base Power-Down Current ^(3,4)				
DC60b	244	500	μΑ	+85°C	3.3V	Base Power-Down Current				
DC60c	245	1000	μΑ	+125°C						
DC61d	8	13	μΑ	-40°C						
DC61a	10	15	μA	+25°C	2.21/	Match dog Timor Currents Alwor(3)				
DC61b	12	20	μΑ	+85°C	3.3V	Watchdog Timer Current: ∆IwDT ⁽³⁾				
DC61c	13	25	μΑ	+125°C						

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

- **2:** Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off.
- 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.

TABLE 24-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTERI	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Parameter No. Typical ⁽¹⁾ Max				Units		Conditions		
DC73a	11	35	1:2	mA				
DC73f	11	30	1:64	mA	-40°C	3.3V	40 MIPS	
DC73g	11	30	1:128	mA				
DC70a	42	50	1:2	mA		C 3.3V	40 MIPS	
DC70f	26	30	1:64	mA	+25°C			
DC70g	25	30	1:128	mA				
DC71a	41	50	1:2	mA				
DC71f	25	30	1:64	mA	+85°C	3.3V	40 MIPS	
DC71g	24	30	1:128	mA				
DC72a	42	50	1:2	mA		·125°C 3.3V	40 MIPS	
DC72f	26	30	1:64	mA	+125°C			
DC72g	25	30	1:128	mA				

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

DC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
	VIL	Input Low Voltage						
DI10		I/O pins	Vss	_	0.2 VDD	V		
DI15		MCLR	Vss	_	0.2 VDD	V		
DI16		I/O Pins with OSC1 or SOSCI	Vss	_	0.2 VDD	V		
DI18		I/O Pins with I ² C	Vss	_	0.3 VDD	V	SMbus disabled	
DI19		I/O Pins with I ² C	Vss	_	0.2 VDD	V	SMbus enabled	
	VIH	Input High Voltage						
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd 0.7 Vdd		VDD 5.5	V V		
	ICNPU	CNx Pull-up Current						
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS	
	lı∟	Input Leakage Current ^(2,3)						
DI50		I/O Pins	—	—	±2	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance	
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±2	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance, -40°C ≤ TA ≤ +125°C	
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±2	μA	Shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$	
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±3.5	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance, -40°C ≤ TA ≤ +125°C	
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_		±8	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$	
DI55		MCLR	—	_	±2	μA	$Vss \leq Vpin \leq Vdd$	
DI56		OSC1	—	—	±2	μA	$Vss \le VPIN \le VDD,$ XT and HS modes	

TABLE 24-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams (Continued)" for a list of 5V tolerant pins.

TABLE 24-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industri} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions					
	Vol	Output Low Voltage						
DO10		I/O ports	—	—	0.4	V	IOL = 2 mA, VDD = 3.3V	
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 2 mA, VDD = 3.3V	
	Vон	Output High Voltage						
DO20		I/O ports	2.40 — V IOH = -2.3 mA, VDD = 3.3V					
DO26		OSC2/CLKO	2.41		—	V	Іон = -1.3 mA, Vdd = 3.3V	

TABLE 24-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHAR	DC CHARACTERISTICS Standard Operating temp		ise state	e d) -40°C :	≤ Ta ≤ +	85°C for	Industrial Extended	
Param No.	Symbol	Character	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions	
BO10	VBOR	BOR Event on VDD tra high-to-low BOR event is tied to V decrease		2.40		2.55	V	_

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

DC CHA	RACTER	ISTICS	(unless	otherw	ating Co ise state erature	nditions: 3.0V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
		Program Flash Memory						
D130	Eр	Cell Endurance	10,000	—	_	E/W		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	Vмın = Minimum operating voltage	
D132b	VPEW	VDD for Self-Timed Write	VMIN	_	3.6	V	Vміn = Minimum operating voltage	
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	—	10	—	mA		
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, Ta = +85°C, See Note 2	
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +125°C, See Note 2	
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See Note 2	
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, Ta = +125°C, See Note 2	
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, Ta = +85°C, See Note 2	
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, TA = +125°C, See Note 2	

TABLE 24-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 24-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 24-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

(unless o	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param No.	Symbol Characteristics Min Ivo Max Units Comments										
	Cefc	External Filter Capacitor Value	4.7	10	_	μF	Capacitor must be low series resistance (< 5 Ohms)				

© 2009 Microchip Technology Inc.

24.2 AC Characteristics and Timing Parameters

This section defines PIC24HJXXXGPX06A/X08A/ X10A AC characteristics and timing parameters.

TABLE 24-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$
	Operating voltage VDD range as described in Section 24.0 "Electrical Characteristics".

FIGURE 24-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 24-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
DO50	Cosco	OSC2/SOSCO pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		—	400	pF	In I ² C™ mode



	RACTE		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Sym bol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions			
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	40	MHz	EC			
		Oscillator Crystal Frequency	3.5 10		10 40 33	MHz MHz kHz	XT HS SOSC			
OS20	Tosc	Tosc = 1/Fosc	12.5		DC	ns	—			
OS25	TCY	Instruction Cycle Time ⁽²⁾	25		DC	ns	—			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	_	—	20	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾		5.2		ns	—			
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2		ns	—			
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C			

TABLE 24-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

АС СНА				$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise state} \\ \mbox{Operating temperature} & -40^{\circ}C \leq \mbox{TA} \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq \mbox{TA} \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No. Symbol Characteris			tic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS50	Fplli	5	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range			8	MHz	ECPLL, HSPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO Syster Frequency	n	100	—	200	MHz			
OS52	TLOCK	PLL Start-up Time (L	ock Time)	0.9	1.5	3.1	mS			
OS53)	-3	0.5	3	%	Measured over 100 ms period		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 24-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS		rd Operating temper	ting Conditions: 3.0V to 3.6V (unless otherwise stated)rature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Characteristic	Min	Тур	Max	Units Conditions					
	Internal FRC Accuracy @	0 7.3728	MHz ^(1,2)							
F20	FRC	-2	_	+2	%	$-40^\circ C \le T A \le +85^\circ C$	VDD = 3.0-3.6V			
	FRC	-5	—	+5	% $-40^{\circ}C \le TA \le +125^{\circ}C$ VDD = 3.0-3.6V					

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

2: FRC is set to initial frequency of 7.37 MHz (±2%) at 25°C.


TABLE 24-19: INTERNAL RC ACCURACY

AC CH	ARACTERISTICS	$\label{eq:cterr} \textbf{CTERISTICS} \begin{array}{c} \textbf{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ Operating temperature & -40^\circ C \leq TA \leq +85^\circ C \text{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \text{ for Extended} \end{array}$						
Param No.	Characteristic	Min	Min Typ Max Units Conditions					
	LPRC @ 32.768 kHz ⁽¹⁾							
F21	LPRC	-20	±6	+20	%	$-40^\circ C \le TA \le +85^\circ C$	—	
	LPRC	-70	_	+70	%	$-40^{\circ}C \le TA \le +125^{\circ}C$	—	
	LPRC	_	±30	_	%	-40°C ≤ TA ≤ +85°C	For PIC24HJ256GPX06 A/X08A/X10A Devices only ⁽²⁾	
	LPRC	_	±35		%	$-40^\circ C \le TA \le +125^\circ C$	For PIC24HJ256GPX06 A/X08A/X10A Devices only ⁽²⁾	

Note 1: Change of LPRC frequency as VDD changes.

2: This data is provided as Advance Information.





AC CHARACTERISTICS			(unless otherv	Standard Operating Conditions: 3.0V to 3.6Vunless otherwise stated)Dperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteris	stic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
DO31	TioR	Port Output Rise Time			10	25	ns				
DO32	TIOF	Port Output Fall Time		_	10	25	ns	—			
DI35	TINP	INTx Pin High or Low Time (output)		20	_		ns	—			
DI40	Trbp	CNx High or Low Time	2	_	_	TCY	_				

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.




FIGURE 24-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS


TABLE 24-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

АС СНА	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions		
SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μs	-40°C to +85°C		
SY11	Tpwrt	Power-up Timer Period	_	2 4 16 32 64 128	_	ms	-40°C to +85°C User programmable		
SY12	TPOR	Power-on Reset Delay	3	10	30	μs	-40°C to +85°C		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs	_		
SY20	Twdt1	Watchdog Timer Time-out Period	_	_	—	—	See Section 21.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 24-19)		
SY30	Tost	Oscillator Start-up Timer Period	—	1024 Tosc		—	Tosc = OSC1 period		
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	500	900	μs	-40°C to +85°C		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

FIGURE 24-5: TIMER1, 2, 3, 4, 5, 6, 7, 8 AND 9 EXTERNAL CLOCK TIMING CHARACTERISTICS



АС СНА	AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Charact	eristic		Min	Тур	Мах	Units	Conditions		
TA10	A10 TTXH TXCK High Time Synchronous no prescaler			0.5 TCY + 20			ns	Must also meet parameter TA15			
			Synchron with pres		10		—	ns			
	Asynchronou		onous	10		_	ns				
TA11	ΤτxL	TxCK Low Time	Synchronous, no prescaler		0.5 TCY + 20		—	ns	Must also meet parameter TA15		
			Synchronous, with prescaler		10	_	—	ns			
			Asynchro	onous	10	_	_	ns			
TA15	ΤτχΡ	TxCK Input Period	Synchronous, no prescaler		Tcy + 40	_	—	ns	—		
			Synchron with pres		Greater of: 20 ns or (Tcy + 40)/N		—		N = prescale value (1, 8, 64, 256)		
			Asynchro	onous	20	_		ns	—		
OS60	Ft1	SOSCI/T1CK Oscil frequency Range (c by setting bit TCS (oscillator enabled		DC	—	50	kHz	_		
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY		1.5 TCY		_		

Note 1: Timer1 is a Type A.

АС СНА	AC CHARACTERISTICS			(unles	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Charact	eristic		Min	Тур	Мах	Units	Conditions		
TB10	TtxH	TxCK High Time	Synchronous, no prescaler Synchronous, with prescaler		0.5 TCY + 20			ns	Must also meet parameter TB15		
					10		_	ns			
TB11	TtxL	TxCK Low Time	Synchronous, no prescaler		0.5 TCY + 20		_	ns	Must also meet parameter TB15		
			Synchro with pre		10	-	_	ns			
TB15	TtxP	TxCK Input Period	Synchro no preso		TCY + 40		—	ns	N = prescale value		
			Synchro with pre		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)		
TB20	TCKEXT- MRL	Delay from Externa Edge to Timer Incr		Clock	0.5 TCY	_	1.5 TCY	_	—		

TABLE 24-23: TIMER2, 4, 6 AND 8 EXTERNAL CLOCK TIMING REQUIREMENTS

TABLE 24-24: TIMER3, 5, 7 AND 9 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions
TC10	TtxH	TxCK High Time	Synchro	nous	0.5 Tcy + 20		_	ns	Must also meet parameter TC15
TC11	TtxL	TxCK Low Time	Synchronous		0.5 TCY + 20	_	—	ns	Must also meet parameter TC15
TC15	TtxP	TxCK Input Period	Synchro no preso		Tcy + 40		—	ns	N = prescale value
			Synchro with pres		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY		1.5 Тсү		

© 2009 Microchip Technology Inc.

FIGURE 24-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 24-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min	Мах	Units	Conditions			
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20	_	ns				
			With Prescaler	10	_	ns				
IC11	TccH	ICx Input High Time	No Prescaler	0.5 TCY + 20	_	ns	—			
			With Prescaler	10	_	ns				
IC15	TccP	ICx Input Period		(Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)			

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 24-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 24-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions	
OC10	TccF	OCx Output Fall Time	—	_	_	ns	See parameter D032	
OC11	TccR	OCx Output Rise Time	—	_	— ns See parameter D031			

Note 1: These parameters are characterized but not tested in manufacturing.




TABLE 24-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Min Typ Max			Conditions	
OC15	Tfd	Fault Input to PWM I/O Change	_	_	50	ns	_	
OC20	TFLT	Fault Input Pulse-Width	50	-	—	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

© 2009 Microchip Technology Inc.




TABLE 24-28: S	SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS
----------------	--

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time	Tcy/2	—		ns	See Note 3		
SP11	TscH	SCKx Output High Time	Tcy/2	_	_	ns	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—		ns	See parameter D032 and Note 4		
SP21	TscR	SCKx Output Rise Time	_	—		ns	See parameter D031 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	—		ns	See parameter D032 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See parameter D031 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.




TABLE 24-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions							
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tcy/2	_	_	ns	—			
SP11	TscH	SCKx Output High Time ⁽³⁾	Tcy/2	_	_	ns	—			
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	_	—	_	ns	See parameter D032			
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	_	_		ns	See parameter D031			
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾	_	—	_	ns	See parameter D032			
SP31	TdoR	SDOx Data Output Rise Time ⁽⁴⁾	_	—	_	ns	See parameter D031			
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—			
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	—	ns	—			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	—	ns	—			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	—			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.




FIGURE 24-11: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 24-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

АС СН	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions		
SP70	TscL	SCKx Input Low Time	30	-	_	ns	_		
SP71	TscH	SCKx Input High Time	30		_	ns	—		
SP72	TscF	SCKx Input Fall Time ⁽³⁾	—	10	25	ns	—		
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—		
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	—		_	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—		_	ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		30	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	—	ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_		ns	—		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_		ns	_		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	10	—	50	ns	—		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	—		ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.




FIGURE 24-12: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 24-31: SPI>	MODULE SLAVE MODE	(CKE = 1) TIMING REQUIREMENTS
-------------------	-------------------	----------	-----------------------


AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	_	_	ns	_	
SP71	TscH	SCKx Input High Time	30			ns	—	
SP72	TscF	SCKx Input Fall Time ⁽³⁾	_	10	25	ns	—	
SP73	TscR	SCKx Input Rise Time ⁽³⁾	_	10	25	ns	—	
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	_	_	_	ns	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—	—	_	ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—		ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	120	_	—	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	_	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	—	_	ns	—	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.








AC CHA	RACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	ool Characteristic		Min ⁽¹⁾	Мах	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	_	
			400 kHz mode	Tcy/2 (BRG + 1)		μs	—	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	—	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)		μs	—	
			400 kHz mode	Tcy/2 (BRG + 1)		μs	_	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	_	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	300	ns		
IM25	TSU:DAT	Data Input	100 kHz mode	250	—	ns		
		Setup Time	400 kHz mode	100	_	ns		
			1 MHz mode ⁽²⁾	40	_	ns		
IM26	THD:DAT	DAT Data Input Hold Time	100 kHz mode	0	—	μs		
			400 kHz mode	0	0.9	μs		
			1 MHz mode ⁽²⁾	0.2	_	μs		
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	Only relevant for	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	Repeated Start condition	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs		
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	After this period the	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	first clock pulse is	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μs		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μs		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs		
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	ns		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	ns		
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	_	
		From Clock	400 kHz mode	—	1000	ns	_	
			1 MHz mode ⁽²⁾	—	400	ns	_	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be	
			400 kHz mode	1.3		μs	free before a new	
			1 MHz mode ⁽²⁾	0.5		μs	transmission can star	
M50	Св	Bus Capacitive L			400	pF	_	


TABLE 24-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70235) in the "*PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).







Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Param Symbol Characteristic Min Units Conditions Max IS10 Clock Low Time 100 kHz mode 4.7 TLO:SCL Device must operate at a μs minimum of 1.5 MHz 400 kHz mode Device must operate at a 1.3 μs minimum of 10 MHz 1 MHz mode⁽¹⁾ 0.5 μs IS11 THI:SCL Clock High Time 100 kHz mode 4.0 Device must operate at a μs minimum of 1.5 MHz 400 kHz mode 0.6 Device must operate at a μs minimum of 10 MHz 1 MHz mode⁽¹⁾ 0.5 μs IS20 SDAx and SCLx 100 kHz mode TF:SCL 300 ns CB is specified to be from Fall Time 10 to 400 pF 400 kHz mode 20 + 0.1 CB 300 ns 1 MHz mode⁽¹⁾ 100 ns IS21 SDAx and SCLx 100 kHz mode TR:SCL 1000 CB is specified to be from ns 10 to 400 pF **Rise Time** 400 kHz mode 300 20 + 0.1 CB ns 1 MHz mode⁽¹⁾ 300 ns IS25 Data Input 100 kHz mode 250 TSU:DAT ns Setup Time 400 kHz mode 100 ____ ns 1 MHz mode⁽¹⁾ 100 ns 100 kHz mode IS26 THD:DAT Data Input 0 μs Hold Time 400 kHz mode 0 0.9 μs 1 MHz mode⁽¹⁾ 0 0.3 μs IS30 TSU:STA Start Condition 100 kHz mode 4.7 Only relevant for Repeated μs Setup Time Start condition 400 kHz mode 0.6 ____ μs 1 MHz mode⁽¹⁾ 0.25 μs 100 kHz mode IS31 THD:STA Start Condition 4.0 After this period, the first μs Hold Time clock pulse is generated 400 kHz mode 0.6 μs ____ 1 MHz mode⁽¹⁾ 0.25 μs 100 kHz mode IS33 Tsu:sto Stop Condition 4.7 μs Setup Time 400 kHz mode 0.6 μs ____ 1 MHz mode⁽¹⁾ 0.6 μs 100 kHz mode IS34 THD:STO Stop Condition 4000 ns Hold Time 400 kHz mode 600 ns _ 1 MHz mode⁽¹⁾ 250 ns IS40 TAA:SCL **Output Valid** 100 kHz mode 0 3500 ns From Clock 400 kHz mode 1000 0 ns 1 MHz mode⁽¹⁾ 0 350 ns IS45 **Bus Free Time** 100 kHz mode 4.7 TBF:SDA Time the bus must be free μs before a new transmission 400 kHz mode 1.3 us ____ can start 1 MHz mode⁽¹⁾ 0.5 μs **Bus Capacitive Loading** IS50 Св 400 pF

TABLE 24-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).




TABLE 24-34: ECAN™ MODULE I/O TIMING REQUIREMENTS

AC CHARA	ACTERISTIC	S	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Indus $-40^{\circ}C \le TA \le +125^{\circ}C$ for Exter			$A \le +85^{\circ}C$ for Industrial	
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions			Conditions	
CA10	TioF	Port Output Fall Time	—		_	ns	See parameter D032
CA11	TioR	Port Output Rise Time	—		—	ns	See parameter D031
CA20	Tcwf	Pulse-Width to Trigger CAN Wake-up Filter	120 <u> </u>			—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 24-35: ADC MODULE SPECIFICATIONS

AC CH/	ARACTE	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					+85°C for Industrial
Param No.	Symbo I	Characteristic	Min.	Тур	Max.	Units	Conditions
			Device	Supply	/		
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 3.0	_	Lesser of VDD + 0.3 or 3.6	V	_
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V	—
			Referen	ce Inpu	ts		
AD05	VREFH	Reference Voltage High	AVss + 2.7		AVdd	V	See Note 1
AD05a			3.0	—	3.6	V	Vrefh = AVdd Vrefl = AVss = 0
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 2.7	V	See Note 1
AD06a			0		0	V	Vrefh = AVdd Vrefl = AVss = 0
AD07	VREF	Absolute Reference Voltage	2.7	_	3.6	V	VREF = VREFH - VREFL
AD08	IREF	Current Drain	_	_	10	μΑ	ADC off
AD08a	IAD	Operating Current	_	7.0 2.7	9.0 3.2	mA mA	10-bit ADC mode, See Note 1 12-bit ADC mode, See Note 1
			Analo	g Input			
AD12	Vinh	Input Voltage Range VINH	VINL	_	VREFH	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input
AD13	VINL	Input Voltage Range VINL	VREFL		AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input
AD17	Rin	Recommended Imped- ance of Analog Voltage Source			200 200	Ω Ω	10-bit ADC 12-bit ADC

Note 1: These parameters are not characterized or tested in manufacturing.

АС СНА	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				Ta ≤ +85°C for Industrial
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
		ADC Accuracy (12-bit Mode	e) – Meas	uremen	ts with e	xternal	VREF+/VREF-
AD20a	Nr	Resolution	1	2 data bi	ts	bits	
AD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD22a	DNL	Differential Nonlinearity	>-1	-	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD23a	Gerr	Gain Error	1.25	1.5	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD24a	EOFF	Offset Error	1.25	1.52	2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD25a	—	Monotonicity	_		_	_	Guaranteed
		ADC Accuracy (12-bit Mode	e) – Meas	uremen	ts with i	nternal V	VREF+/VREF-
AD20a	Nr	Resolution	1	2 data bi	ts	bits	
AD21a	INL	Integral Nonlinearity	-2		+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD22a	DNL	Differential Nonlinearity	>-1		<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD23a	Gerr	Gain Error	2	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD24a	EOFF	Offset Error	2	3	5	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD25a	_	Monotonicity	—				Guaranteed
		Dynamic	Performa	ance (12	-bit Mod	e)	
AD30a	THD	Total Harmonic Distortion	—		-75	dB	—
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5		dB	_
AD32a	SFDR	Spurious Free Dynamic Range	80	—	_	dB	_
AD33a	Fnyq	Input Signal Bandwidth	—	—	250	kHz	
AD34a	ENOB	Effective Number of Bits	11.09	11.3	_	bits	

TABLE 24-36: ADC MODULE SPECIFICATIONS (12-BIT MODE)

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T_A \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq T_A \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		ADC Accuracy (10-bit Mode) – Meas	uremen	ts with e	xternal	VREF+/VREF-	
AD20b	Nr	Resolution	1	0 data bi	ts	bits		
AD21b	INL	Integral Nonlinearity	-1.5	_	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD22b	DNL	Differential Nonlinearity	>-1	-	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23b	Gerr	Gain Error	1	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24b	EOFF	Offset Error	1	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD25b	—	Monotonicity	—	—		_	Guaranteed	
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with i	nternal V	VREF+/VREF-	
AD20b	Nr	Resolution	1	0 data bi	ts	bits		
AD21b	INL	Integral Nonlinearity	-1		+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD22b	DNL	Differential Nonlinearity	>-1		<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD23b	Gerr	Gain Error	1	5	6	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD24b	EOFF	Offset Error	1	2	3	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD25b	—	Monotonicity			_		Guaranteed	
		Dynamic	Performa	ance (10	-bit Mod	e)		
AD30b	THD	Total Harmonic Distortion	—	—	-64	dB	—	
AD31b	SINAD	Signal to Noise and Distortion	57	58.5		dB	_	
AD32b	SFDR	Spurious Free Dynamic Range	72			dB		
AD33b	Fnyq	Input Signal Bandwidth	_		550	kHz	_	
AD34b	ENOB	Effective Number of Bits	9.16	9.4		bits		

TABLE 24-37: ADC MODULE SPECIFICATIONS (10-BIT MODE)




FIGURE 24-18: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS

АС СНА		STICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			≤ +85°C for Industrial	
Param No.	Symbol	Characteristic	Min.	Typ ⁽²⁾	Max.	Units	Conditions
		Clock	Paramete	ers ⁽¹⁾			
AD50	TAD	ADC Clock Period	117.6			ns	_
AD51	tRC	ADC Internal RC Oscillator Period	—	— 250 — ns		ns	_
Conversion Rate							
AD55	tCONV	Conversion Time	—	14 Tad		ns	—
AD56	FCNV	Throughput Rate			500	ksps	—
AD57	TSAMP	Sample Time	3 Tad		—	—	—
		Timin	ig Parame	eters			
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 Tad	_	3.0 Tad	—	Auto convert trigger not selected
AD61	tPSS	PSS Sample Start from Setting 2.0 TAD — 3.0 TAD — Sample (SAMP) bit ⁽²⁾				_	
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	—	—	—
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)			20	μs	_

TABLE 24-38: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

3: tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.




FIGURE 24-20: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)




TABLE 24-39: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

АС СНИ	ARACTEF	RISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			\leq +85°C for Industrial			
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions		
	Clock Parameters								
AD50	TAD	ADC Clock Period	76	_	_	ns	—		
AD51	AD51 tRC ADC Internal RC Oscillator Period		_	250	_	ns	—		
		Con	version F	late					
AD55	tCONV	Conversion Time	_	12 TAD	_	—	—		
AD56	FCNV	Throughput Rate		—	1.1	Msps	—		
AD57	TSAMP	Sample Time	2 Tad	—	—	_	—		
		Timin	g Param	eters					
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 Tad	—	3.0 Tad		Auto-Convert Trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 Tad	_	3.0 Tad	—	—		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	—	_	_		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	—	_	20	μs	—		


Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

3: tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.


25.0 PACKAGING INFORMATION

25.1 Package Marking Information



25.2 Package Details


64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]



Microchip Technology Drawing C04-149B Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETER	S	
Dime	ension Limits	MIN	NOM	MAX	
Number of Pins	N		64		
Pitch	e		0.50 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		9.00 BSC		
Exposed Pad Width	E2	7.05	7.15	7.50	
Overall Length	D		9.00 BSC		
Exposed Pad Length	D2	7.05 7.15 7.5			
Contact Width	b	0.18 0.25 0.30			
Contact Length	L	0.30 0.40 0.50			
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149B Sheet 2 of 2

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits			MAX	
Number of Leads	N		64		
Lead Pitch	e		0.50 BSC		
Overall Height	A	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45 0.60 0.75			
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09 – 0.20			
Lead Width	b	0.17 0.22 0.27			
Mold Draft Angle Top	α	11° 12° 13°			
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

NOTES:

APPENDIX A: MIGRATING FROM PIC24HJXXXGPX06/ X08/X10 DEVICES TO PIC24HJXXXGPX06A/ X08A/X10A DEVICES

PIC24HJXXXGPX06A/X08A/X10A devices were designed to enhance the PIC24HJXXXGPX06/X08/ X10 families of devices.

In general, the PIC24HJXXXGPX06A/X08A/X10A devices backward-compatible with are PIC24HJXXXGPX06/X08/X10 devices; however, manufacturing differences may cause PIC24HJXXXGPX06A/X08A/X10A devices to behave differently from PIC24HJXXXGPX06/X08/X10 devices. Therefore, complete system test and characterization is recommended if PIC24HJXXXGPX06A/X08A/X10A devices are used to replace PIC24HJXXXGPX06/X08/ X10 devices.

The following enhancements were introduced:

- Extended temperature support of up to +125°C
- Enhanced Flash module with higher endurance and retention
- New PLL Lock Enable configuration bit
- Added Timer5 trigger for ADC1 and Timer3 trigger for ADC2

APPENDIX B: REVISION HISTORY

Revision A (April 2009)

This is the initial release of this document.

INDEX

Α	
AC Characteristics	
Internal RC Accuracy	
Load Conditions	
ADC Module	
ADC1 Register Map	
ADC2 Register Map	
Alternate Interrupt Vector Table (AIVT)	71
Analog-to-Digital Converter	205
DMA	
Initialization	205
Key Features	
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	
Automatic Clock Stretch	

В

Block Diagrams	
16-bit Timer1 Module	145
ADC1 Module	206
Connections for On-Chip Voltage Regulator	222
ECAN Module	180
Input Capture	153
Output Compare	155
PIC24H	. 16
PIC24H CPU Core	. 24
PIC24H Oscillator System Diagram	125
PIC24H PLL	127
Reset System	. 65
Shared Port Structure	143
SPI	159
Timer2 (16-bit)	149
Timer2/3 (32-bit)	148
UART	
Watchdog Timer (WDT)	223

С

C Compilers
MPLAB C18
MPLAB C30 234
Clock Switching
Enabling 133
Sequence133
Code Examples
Erasing a Program Memory Page62
Initiating a Programming Sequence63
Loading Write Buffers63
Port Write/Read144
PWRSAV Instruction Syntax135
Code Protection
Configuration Bits
Description (Table)218
Configuration Register Map 217
Configuring Analog Port Pins 144
CPU
Control Register25
CPU Clocking System
PLL Configuration 126
Selection
Sources126
Customer Change Notification Service
Customer Support

D

-	
Data Address Space	31
Alignment	31
Memory Map for PIC24HJXXXGPX06A/X08A	4/X10A De-
vices with 16 KB RAM	33
Memory Map for PIC24HJXXXGPX06A/X08A	
vices with 8 KB RAM	32
Near Data Space	31
Software Stack	53
Width	31
DC Characteristics	238
I/O Pin Input Specifications	243
I/O Pin Output Specifications	244
Idle Current (IDOZE)	242
Idle Current (IIDLE)	241
Operating Current (IDD)	240
Power-Down Current (IPD)	242
Program Memory	245
Temperature and Voltage Specifications	239
Development Support	233
DMA Module	
DMA Register Map	43
DMAC Registers	116
DMAxCNT	116
DMAxCON	116
DMAxPAD	116
DMAxREQ	116
DMAxSTA	
DMAxSTB	116

Ε

ECAN Module	
CiFMSKSEL2 register	197
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)	44
ECAN1 Register Map (C1CTRL1.WIN = 0)	45
ECAN1 Register Map (C1CTRL1.WIN = 1)	45
ECAN2 Register Map (C2CTRL1.WIN = 0 or 1)	
ECAN2 Register Map (C2CTRL1.WIN = 0)	
ECAN2 Register Map (C2CTRL1.WIN = 1)	48
Frame Types	179
Modes of Operation	181
Overview	179
ECAN Registers	
Filter 15-8 Mask Selection Register (CiFMSKSEL2)	
Electrical Characteristics	
AC	
Enhanced CAN Module	179
Equations	
Device Operating Frequency	
FOSC Calculation	
XT with PLL Mode Example	
Errata	14
F	
Flash Program Memory	59
Control Registers	
Operations	60

Operations	
Programming Algorithm	62
RTSP Operation	60
Table Instructions	59
Flexible Configuration	217
FSCM	
Delay for Crystal and PLL Clock Sources	69
Device Resets	69

I

I/O Ports	143
Parallel I/O (PIO)	143
Write/Read Timing	144
Operating Modes	165
Registers	
I ² C Module	
I2C1 Register Map	40
I2C2 Register Map	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
Input Capture	,
Registers	154
Input Change Notification Module	
Instruction Addressing Modes	
File Register Instructions	
Fundamental Modes Supported	
MCU Instructions	
Move and Accumulator Instructions	
Other Instructions	
Instruction Set	
Overview	227
Summary	
Instruction-Based Power-Saving Modes	
Idle	
Sleep	
Internal RC Oscillator	
Use with WDT	223
Internet Address	
Interrupt Control and Status Registers	
IECx	75
IFSx	
INTCON1	
INTCON2	75
INTTREG	
IPCx	
Interrupt Setup Procedures	
Initialization	
Interrupt Disable	
Interrupt Service Routine	
Trap Service Routine	
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	
J	
JTAG Boundary Scan Interface	217
M	

Memory Organization	29
Microchip Internet Web Site	. 289
Modes of Operation	
Disable	. 181
Initialization	. 181
Listen All Messages	. 181
Listen Only	
Loopback	. 181
Normal Operation	. 181
MPLAB ASM30 Assembler, Linker, Librarian	. 234
MPLAB ICD 2 In-Circuit Debugger	. 235
MPLAB ICE 2000 High-Performance Universal In-Circuit	Em-
ulator	. 235
MPLAB Integrated Development Environment Software .	. 233
MPLAB PM3 Device Programmer	. 235
MPLAB REAL ICE In-Circuit Emulator System	. 235

Multi-Bit Data Shifter
Multi-Dit Data Shifter
Ν
NVM Module
Register Map 52
0
Open-Drain Configuration 144
Output Compare
P
Packaging
Details
Marking
Peripheral Module Disable (PMD) 136
PICSTART Plus Development Programmer 236
Pinout I/O Descriptions (table)17
PMD Module
Register Map52
POR and Long Oscillator Start-up Times 69
PORTA
Register Map 50
PORTB
Register Map 50
PORTC
Register Map 50
PORTD
Register Map 50
PORTE
Register Map 51
PORTF
Register Map 51
PORTG
Register Map 51
Power-Saving Features 135
Clock Frequency and Switching 135
Program Address Space
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 29
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57 TBLRDL 57
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57 Visibility Operation 58
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57 Visibility Operation 58 Program Memory 58
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30 Organization 30
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30 Organization 30
Program Address Space
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30 Organization 30 R 290
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30 Organization 30 Reset Vector 30 Reader Response 290 Registers 290
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from Address Generation 56 Memory Map 29 Table Read Instructions 77 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30 Organization 30 Reset Vector 30 Reset Response 290 Registers ADxCHS0 (ADCx Input Channel 0 Select 214
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30 Organization 30 Reset Vector 30 Reset Response 290 Registers ADxCHS0 (ADCx Input Channel 0 Select 214 ADxCHS123 (ADCx Input Channel 1, 2, 3 Select) 213
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 77 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30 Organization 30 Reset Vector 30 Registers 290 ADxCHS0 (ADCx Input Channel 0 Select 214 ADxCON1 (ADCx Control 1) 208
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map 29 Table Read Instructions 57 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30 Organization 30 Reset Vector 30 Reset Response 290 Registers ADxCHS0 (ADCx Input Channel 0 Select 214 ADxCHS123 (ADCx Input Channel 1, 2, 3 Select) 213
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map. 29 Table Read Instructions 77 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30 Organization 30 Reset Vector 30 Registers 290 ADxCHS0 (ADCx Input Channel 0 Select 214 ADxCON1 (ADCx Control 1) 208 ADxCON2 (ADCx Control 2) 210
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map. 29 Table Read Instructions 7 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30 Organization 30 Reset Vector 30 Reset Vector 30 Registers 290 ADxCHS0 (ADCx Input Channel 0 Select 214 ADxCON1 (ADCx Control 1) 208 ADxCON2 (ADCx Control 2) 210 ADxCON3 (ADCx Control 3) 211 ADxCON4 (ADCx Control 4) 212
Program Address Space 29 Construction 55 Data Access from Program Memory Using Program Space Visibility 58 Data Access from Program Memory Using Table Instructions 57 Data Access from, Address Generation 56 Memory Map. 29 Table Read Instructions 77 TBLRDH 57 Visibility Operation 58 Program Memory 1 Interrupt Vector 30 Organization 30 Reset Vector 30 Registers 290 ADxCHS0 (ADCx Input Channel 0 Select 214 ADxCON1 (ADCx Control 1) 208 ADxCON2 (ADCx Control 2) 210 ADxCON3 (ADCx Control 3) 211

CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer) 192
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer) 193
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer) 193
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer) 194
CiCFG1 (ECAN Baud Rate Configuration 1) 190
CiCFG2 (ECAN Baud Rate Configuration 2) 191
CiCTRL1 (ECAN Control 1)
CiCTRL2 (ECAN Control 2)
CIEC (ECAN Transmit/Receive Error Count)
CiFCTRE (ECAN FIFO Control)
CiFIFO (ECAN FIFO Status)
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) 196,
197
CilNTE (ECAN Interrupt Enable)
CiINTF (ECAN Interrupt Flag)
CiRXFnEID (ECAN Acceptance Filter n Extended Identi-
fier)
CiRXFnSID (ECAN Acceptance Filter n Standard Identi-
fier)195
CiRXFUL1 (ECAN Receive Buffer Full 1) 199
CiRXFUL2 (ECAN Receive Buffer Full 2) 199
CiRXMnEID (ECAN Acceptance Filter Mask n Extended
Identifier)198
CiRXMnSID (ECAN Acceptance Filter Mask n Standard
Identifier)
CIRXOVF1 (ECAN Receive Buffer Overflow 1) 200 CIRXOVF2 (ECAN Receive Buffer Overflow 2) 200
CiTRBnDLC (ECAN Buffer n Data Length Control)203
CiTRBnEID (ECAN Buffer n Extended Identifier) 202
CiTRBnSID (ECAN Buffer n Standard Identifier) 202
CiTRBnSID (ECAN Buffer n Standard Identifier) 202 CiTRBnSTAT (ECAN Receive Buffer n Status) 204
CiTRBnSID (ECAN Buffer n Standard Identifier) 202 CiTRBnSTAT (ECAN Receive Buffer n Status) 204 CiTRmnCON (ECAN TX/RX Buffer m Control) 201
CiTRBnSID (ECAN Buffer n Standard Identifier) 202 CiTRBnSTAT (ECAN Receive Buffer n Status) 204 CiTRmnCON (ECAN TX/RX Buffer m Control) 201 CiVEC (ECAN Interrupt Code)
CiTRBnSID (ECAN Buffer n Standard Identifier)202 CiTRBnSTAT (ECAN Receive Buffer n Status)204 CiTRmnCON (ECAN TX/RX Buffer m Control)201 CiVEC (ECAN Interrupt Code)
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)120
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)120DMAXCON (DMA Channel x Control)117
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)120DMAXCON (DMA Channel x Control)117DMAXPAD (DMA Channel x Peripheral Address)120
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)120DMAXCON (DMA Channel x Control)117DMAXPAD (DMA Channel x Reripheral Address)120DMAXREQ (DMA Channel x IRQ Select)118
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)117DMAXCON (DMA Channel x Peripheral Address)120DMAXREQ (DMA Channel x IRQ Select)118DMAXSTA (DMA Channel x RAM Start Address A)119
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)117DMAXCON (DMA Channel x Control)117DMAXCAT (DMA Channel x RAM Start Address A)119DMAXSTB (DMA Channel x RAM Start Address B)119
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)117DMAXCON (DMA Channel x Control)117DMAXCAN (DMA Channel x RAM Start Address)120DMAXREQ (DMA Channel x RAM Start Address A)119DMAXSTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)117DMAXCON (DMA Channel x Control)117DMAXEQ (DMA Channel x RAM Start Address)120DMAXREQ (DMA Channel x RAM Start Address A)119DMAXSTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)117DMAXCON (DMA Channel x Control)117DMAXCAN (DMA Channel x RAM Start Address)120DMAXREQ (DMA Channel x RAM Start Address A)119DMAXSTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)117DMAXCON (DMA Channel x Control)117DMAXEQ (DMA Channel x RAM Start Address)120DMAXREQ (DMA Channel x RAM Start Address A)119DMAXSTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CxMSK (I2Cx Slave Mode Address Mask)171
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)117DMAXCON (DMA Channel x Control)117DMAXEQ (DMA Channel x RAM Start Address)120DMAXEQ (DMA Channel x RAM Start Address A)119DMAXSTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CxMSK (I2Cx Slave Mode Address Mask)171I2CxSTAT (I2Cx Status)169
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMACNT (DMA Channel x Transfer Count)120DMAXCON (DMA Channel x Control)117DMAXCON (DMA Channel x Peripheral Address)120DMAXEQ (DMA Channel x RAM Start Address A)119DMAXSTA (DMA Channel x RAM Start Address A)119DMAXSTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CXMSK (I2Cx Slave Mode Address Mask)171I2CxON (Input Capture x Control)154IEC0 (Interrupt Enable Control 0)87IEC1 (Interrupt Enable Control 1)89
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)117DMAXCON (DMA Channel x Control)117DMAXCON (DMA Channel x Ramsfer Sount)120DMAXCON (DMA Channel x Reripheral Address)120DMAXEQ (DMA Channel x RAM Start Address A)119DMAXSTA (DMA Channel x RAM Start Address A)119DMAXSTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CXMSK (I2Cx Slave Mode Address Mask)171I2CxON (Input Capture x Control)154IEC0 (Interrupt Enable Control 0)87IEC1 (Interrupt Enable Control 2)91
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMACNT (DMA Channel x Transfer Count)120DMAXCON (DMA Channel x Control)117DMAXCON (DMA Channel x Peripheral Address)120DMAXEQ (DMA Channel x RAM Start Address A)119DMASTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CxMSK (I2Cx Status)169ICxCON (Input Capture x Control)154IEC0 (Interrupt Enable Control 1)89IEC2 (Interrupt Enable Control 2)91IEC3 (Interrupt Enable Control 3)93
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)120DMAXCON (DMA Channel x Control)117DMAXCON (DMA Channel x Peripheral Address)120DMAXEQ (DMA Channel x RAM Start Address A)119DMAXSTA (DMA Channel x RAM Start Address A)119DMAXSTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CXMSK (I2Cx Slave Mode Address Mask)171I2CxON (Input Capture x Control)154IEC0 (Interrupt Enable Control 0)87IEC1 (Interrupt Enable Control 2)91IEC3 (Interrupt Enable Control 3)93IEC4 (Interrupt Enable Control 4)94
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMACNT (DMA Channel x Transfer Count)120DMAXCON (DMA Channel x Control)117DMAXCON (DMA Channel x Control)117DMAXEQ (DMA Channel x RAM Start Address)120DMAXSTA (DMA Channel x RAM Start Address A)119DMASTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CxMSK (I2Cx Status)169ICxCON (Input Capture x Control)154IEC0 (Interrupt Enable Control 0)87IEC1 (Interrupt Enable Control 2)91IEC3 (Interrupt Enable Control 4)94IFS0 (Interrupt Flag Status 0)79
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMACNT (DMA Channel x Transfer Count)120DMAXCON (DMA Channel x Control)117DMAXPAD (DMA Channel x Control)118DMAXCNT (DMA Channel x Repripheral Address)120DMAXTA (DMA Channel x RAM Start Address A)119DMASTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CxMSK (I2Cx Slave Mode Address Mask)171I2CxSTAT (I2Cx Status)169ICxCON (Input Capture x Control)154IEC1 (Interrupt Enable Control 0)87IEC2 (Interrupt Enable Control 2)91IEC3 (Interrupt Enable Control 4)94IFS0 (Interrupt Flag Status 0)79IFS1 (Interrupt Flag Status 1)81
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMACNT (DMA Channel x Transfer Count)120DMAxCON (DMA Channel x Control)117DMAXEQ (DMA Channel x Control)117DMAXEQ (DMA Channel x RAM Start Address)120DMAXSTA (DMA Channel x RAM Start Address A)119DMASTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CxMSK (I2Cx Slave Mode Address Mask)171I2CxSTAT (I2Cx Status)169ICxCON (Input Capture x Control)154IEC0 (Interrupt Enable Control 0)87IEC1 (Interrupt Enable Control 3)93IEC4 (Interrupt Enable Control 4)94IFS0 (Interrupt Flag Status 0)79IFS1 (Interrupt Flag Status 1)81IFS2 (Interrupt Flag Status 2)83
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMACNT (DMA Channel x Transfer Count)120DMAXCON (DMA Channel x Control)117DMAXPAD (DMA Channel x Control)117DMAXEQ (DMA Channel x RAM Start Address)120DMAXSTA (DMA Channel x RAM Start Address A)119DMASTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CxMSK (I2Cx Slave Mode Address Mask)171I2CxSTAT (I2Cx Status)169ICxCON (Input Capture x Control)154IEC0 (Interrupt Enable Control 0)87IEC1 (Interrupt Enable Control 3)93IEC4 (Interrupt Enable Control 4)94IFS0 (Interrupt Flag Status 0)79IFS1 (Interrupt Flag Status 1)81IFS2 (Interrupt Flag Status 2)83IFS3 (Interrupt Flag Status 3)85
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMACNT (DMA Channel x Transfer Count)120DMAxCON (DMA Channel x Control)117DMAXCON (DMA Channel x Control)117DMAXEQ (DMA Channel x RAM Start Address)120DMAXTB (DMA Channel x RAM Start Address A)119DMASTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CxMSK (I2Cx Slave Mode Address Mask)171I2CxSTAT (I2Cx Status)169ICxCON (Input Capture x Control)87IEC1 (Interrupt Enable Control 0)87IEC2 (Interrupt Enable Control 3)93IEC4 (Interrupt Enable Control 4)94IFS0 (Interrupt Flag Status 0)79IFS1 (Interrupt Flag Status 1)81IFS2 (Interrupt Flag Status 2)83IFS3 (Interrupt Flag Status 3)85IFS4 (Interrupt Flag Status 4)86
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)120DMAxCON (DMA Channel x Control)117DMAXPAD (DMA Channel x Control)117DMAXEQ (DMA Channel x RAM Start Address)120DMAXTA (DMA Channel x RAM Start Address A)119DMASTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CxMSK (I2Cx Slave Mode Address Mask)171I2CxSTAT (I2Cx Status)169ICxCON (Input Capture x Control)154IEC0 (Interrupt Enable Control 0)87IEC1 (Interrupt Enable Control 2)91IEC3 (Interrupt Enable Control 4)94IFS0 (Interrupt Flag Status 0)79IFS1 (Interrupt Flag Status 1)81IFS2 (Interrupt Flag Status 2)83IFS3 (Interrupt Flag Status 3)85IFS4 (Interrupt Flag Status 4)86INTCON1 (Interrupt Control 1)77
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMACNT (DMA Channel x Transfer Count)120DMAxCON (DMA Channel x Control)117DMAxPAD (DMA Channel x Control)117DMAxSTA (DMA Channel x RAM Start Address)120DMAxSTA (DMA Channel x RAM Start Address A)119DMASTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CxMSK (I2Cx Slave Mode Address Mask)171I2CxCON (Input Capture x Control)154IEC0 (Interrupt Enable Control 0)87IEC1 (Interrupt Enable Control 2)91IEC3 (Interrupt Enable Control 3)93IEC4 (Interrupt Flag Status 1)81IFS2 (Interrupt Flag Status 2)83IFS3 (Interrupt Flag Status 3)85IFS4 (Interrupt Flag Status 4)86INTCON1 (Interrupt Control 1)77INTCON2 (Interrupt Control 2)78
CiTRBnSID (ECAN Buffer n Standard Identifier)202CiTRBnSTAT (ECAN Receive Buffer n Status)204CiTRmnCON (ECAN TX/RX Buffer m Control)201CiVEC (ECAN Interrupt Code)184CLKDIV (Clock Divisor)130CORCON (Core Control)27, 76DMACS0 (DMA Controller Status 0)121DMACS1 (DMA Controller Status 1)123DMAXCNT (DMA Channel x Transfer Count)120DMAxCON (DMA Channel x Control)117DMAXPAD (DMA Channel x Control)117DMAXEQ (DMA Channel x RAM Start Address)120DMAXTA (DMA Channel x RAM Start Address A)119DMASTB (DMA Channel x RAM Start Address B)119DSADR (Most Recent DMA RAM Address)124I2CxCON (I2Cx Control)167I2CxMSK (I2Cx Slave Mode Address Mask)171I2CxSTAT (I2Cx Status)169ICxCON (Input Capture x Control)154IEC0 (Interrupt Enable Control 0)87IEC1 (Interrupt Enable Control 2)91IEC3 (Interrupt Enable Control 4)94IFS0 (Interrupt Flag Status 0)79IFS1 (Interrupt Flag Status 1)81IFS2 (Interrupt Flag Status 2)83IFS3 (Interrupt Flag Status 3)85IFS4 (Interrupt Flag Status 4)86INTCON1 (Interrupt Control 1)77

IPC11 (Interrupt Priority Control 11) 106	5
IPC12 (Interrupt Priority Control 12) 107	
IPC13 (Interrupt Priority Control 13) 108	
IPC14 (Interrupt Priority Control 14) 109	
IPC15 (Interrupt Priority Control 15) 110	
IPC16 (Interrupt Priority Control 16) 111, 113	
IPC17 (Interrupt Priority Control 17) 112	
IPC2 (Interrupt Priority Control 2)	,
IPC3 (Interrupt Priority Control 3)	
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5) 100	
IPC6 (Interrupt Priority Control 6) 101	
IPC7 (Interrupt Priority Control 7) 102	
IPC8 (Interrupt Priority Control 8) 103	
IPC9 (Interrupt Priority Control 9) 104	
NVMCON (Flash Memory Control)61	
OCxCON (Output Compare x Control) 157	
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tuning) 132	
PLLFBD (PLL Feedback Divisor)	
PMD1 (Peripheral Module Disable Control Register 1)	
137	
PMD2 (Peripheral Module Disable Control Register 2)	
139	
PMD3 (Peripheral Module Disable Control Register 3) 141	
	,
RCON (Reset Control)	
SPIXCON1 (SPIX Control 1)	
SPIXCONZ (SPIX Control 2)	
SFIXSTAT (SFIX Status and Control)	
T1CON (Timer1 Control)	
TxCON (T2CON, T4CON, T6CON or T8CON Control)	
150	
TyCON (T3CON, T5CON, T7CON or T9CON Control)	
151	
UxMODE (UARTx Mode) 174	
UxSTA (UARTx Status and Control) 176	;
Reset	
Clock Source Selection 68	
Special Function Register Reset States 69	
Times	
Reset Sequence	
Resets 65	5
S	
Serial Peripheral Interface (SPI))
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	3

Special Features	217
SPI Module	
SPI1 Register Map	41
SPI2 Register Map	41
Symbols Used in Opcode Descriptions	226
System Control	
Register Map	52

Т

Temperature and Voltage Specifications	
AC	246
Timer1	145
Timer2/3, Timer4/5, Timer6/7 and Timer8/9	147
Timing Characteristics	
ČLKO and I/O	249
Timing Diagrams	

10-bit Analog-to-Digital Conversion (CHPS = 01 , SIMSAM = 0, ASAM = 1, SSRC = 111 , SAMC = 00001)271
SIMSAM = 0, ASAM = 1, SSRC =
111, SAMC = 00001)
10-bit Analog-to-Digtial Conversion (CHPS = 01, SIM-
SAM = 0, ASAM = 0, SSRC = 000)271
12-bit Analog-to-Digital Conversion (ASAM = 0, SSRC =
000)
ECAN I/O
External Clock
I2Cx Bus Data (Master Mode)
I2Cx Bus Data (Slave Mode)263
I2Cx Bus Start/Stop Bits (Master Mode)
I2Cx Bus Start/Stop Bits (Slave Mode)
Input Capture (CAPx)254
OC/PWM255
Output Compare (OCx)254
Reset, Watchdog Timer, Oscillator Start-up Timer and
Power-up Timer
SPIx Master Mode (CKE = 0)
SPIx Master Mode (CKE = 1)
SPIx Slave Mode (CKE = 0)
SPIx Slave Mode (CKE = 1)
Timer1, 2 and 3 External Clock
Timing Requirements
CLKO and I/O249
External Clock 247
Input Capture254
Timing Specifications
10-bit Analog-to-Digital Conversion Requirements 272
CAN I/O Requirements
I2Cx Bus Data Requirements (Master Mode)
I2Cx Bus Data Requirements (Slave Mode)
Output Compare Requirements
PLL Clock
Reset, Watchdog Timer, Oscillator Start-up Timer, Pow-
er-up Timer and Brown-out Reset Requirements
251
Simple OC/PWM Mode Requirements
SPIx Master Mode (CKE = 0) Requirements
SPIx Master Mode (CKE = 1) Requirements
SPIx Slave Mode (CKE = 0) Requirements
SPIx Slave Mode (CKE = 1) Requirements
Timer1 External Clock Requirements
Timer2 External Clock Requirements
Timer3 External Clock Requirements
U
UART Module
UART1 Register Map 40
UART2 Register Map 41
v ,

v

Voltage Regulator (On-Chip)	
W	
Watchdog Timer (WDT)	217, 223
Programming Considerations	
WWW Address	
WWW, On-Line Support	14

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fron	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appl	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: PIC24HJXXXGPX06A/X08A/X10A	Literature Number: DS70592A
Que	stions:	
1. \	What are the best features of this docume	ent?
-		
-		
2. I	How does this document meet your hardv	vare and software development needs?
-		
3 I	Do you find the organization of this docun	nent easy to follow? If not why?
J. 1		
-		
4. \	What additions to the document do you th	nink would enhance the structure and subject?
-		
-		
5. \	What deletions from the document could	be made without affecting the overall usefulness?
-		
-		
6. I	s there any incorrect or misleading inforn	nation (what and where)?
-		
7. I	How would you improve this document?	
-		
-		

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Program Memor Product Group Pin Count Revision Level Tape and Reel Fl Temperature Rar	moment 100 pip Industrial temp
Architecture:	24 = 16-bit Microcontroller
Flash Memory Family:	HJ = Flash program memory, 3.3V, High-speed
Product Group:	GP2=General purpose familyGP3=General purpose familyGP5=General purpose familyGP6=General purpose family
Pin Count:	06 = 64-pin 10 = 100-pin
Temperature Range:	$I = -40^{\circ}C \text{ to } +85^{\circ}C (Industrial)$ $E = -40^{\circ}C \text{ to } +125^{\circ}C (Extended)$
Package:	PT = 10x10 or 12x12 mm TQFP (Thin Quad Flatpack) PF = 14x14 mm TQFP (Thin Quad Flatpack) MR = 9x9x0.9 mm QFN (Thin Quad Flatpack)
Pattern:	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09