

#### **Features**

- ▶ High input impedance
- Low threshold (-2.4V max.)
- ► Low input capacitance (110pF max.)
- Fast switching speeds
- Low on-resistance
- ► Low input and output leakage
- ► Free from secondary breakdown
- Complementary N- and P-channel devices

#### **Applications**

- Logic level interfaces ideal for TTL and CMOS
- Battery operated systems
- Photo voltaic devices
- Analog switches
- General purpose line drivers
- Telecom switches

#### **General Description**

The Supertex TP5322 is a low threshold enhancement-mode (normally-off) transistor utilizing an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Ordering Information**

Device	Package	Options	BV <sub>DSS</sub> /BV <sub>DGS</sub>	R <sub>DS(ON)</sub>	V <sub>GS(TH)</sub>	I <sub>D(ON)</sub>
Device	TO-236AB (SOT-23)	TO-243AA (SOT-89)	(V)	(max) (Ω)	(max) (V)	(min) (A)
TP5322	TP5322K1-G	TP5322N8-G	-220	12	12	-0.7

-G indicates package is RoHS compliant ('Green')





#### **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	BV <sub>DGS</sub>
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

### **Pin Configurations**





TO-236AB (SOT-23) (K1)

TO-243AA (SOT-89) (N8)

## **Product Marking**

W = Code for week sealed
= "Green" Packaging
TO-236AB (SOT-23) (K1)

W = Code for week sealed

— = "Green" Packaging

TO-243AA (SOT-89) (N8)

Distance of 1.6mm from case for 10 seconds.

#### **Thermal Characteristics**

Package	l <sub>D</sub> (continuous) <sup>†</sup> (A)	I <sub>D</sub> (pulsed) (A)	Power Dissipation @T <sub>c</sub> = 25°C (W)	θ <sub>jc</sub> (°C/W)	θ <sub>ja</sub> (°C/W)	Ι <sub>DR</sub> † (A)	l <sub>DRM</sub> (A)
TO-236AB (SOT-23)	-0.12	-0.70	0.36	200	350	-0.12	-0.7
TO-243AA (SOT-89)	-0.26	-0.90	1.6	15	78 <sup>‡</sup>	-0.26	-0.9

#### Notes:

- †  $I_D$  (continuous) is limited by max rated  $T_i$ .
- # Mounted on FR4 board, 25mm x 25mm x 1.57mm.


## Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	-220	-	-	V	$V_{GS} = 0V, I_{D} = -2.0 \text{mA}$
V <sub>GS(TH)</sub>	Gate threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}$ , $I_{D} = -1.0$ mA
$\Delta V_{GS(TH)}$	Change in $V_{\text{GS(TH)}}$ with temperature	-	-	4.5	mV/°C	$V_{GS} = V_{DS}$ , $I_{D} = -1.0$ mA
I <sub>GSS</sub>	Gate body leakage current	-	-	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
			-	-10	μA	$V_{DS}$ = Max rating, $V_{GS}$ = 0V
I <sub>D(SS)</sub>	Zero gate voltage drain current	-	-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$
I <sub>D(ON)</sub>	On-state drain current	-0.7	-0.95	-	Α	$V_{GS} = -10V, V_{DS} = -25V$
	Otatia dualis ta accoma an atata malistana	-	10	15	Ω	$V_{GS} = -4.5V, I_{D} = -100mA$
R <sub>DS(ON)</sub>	Static drain-to-source on-state resistance		8.0	12		V <sub>GS</sub> = -10V, I <sub>D</sub> = -200mA
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	-	1.7	%/°C	$V_{GS} = -10V, I_{D} = -200 \text{mA}$
G <sub>FS</sub>	Forward transconductance	100	250	-	mmho	$V_{DS} = -25V, I_{D} = -200 \text{mA}$
C <sub>ISS</sub>	Input capacitance	-		110		V <sub>GS</sub> = 0V,
C <sub>oss</sub>	Common source output capacitance	_		45	pF	$V_{DS} = -25V,$
C <sub>RSS</sub>	Reverse transfer capacitance	-		20		f = 1.0MHz
t <sub>d(ON)</sub>	Turn-on delay time	-	-	10		
t <sub>r</sub>	Rise time	-	-	15	no	$V_{DD} = -25V,$
t <sub>d(OFF)</sub>	Turn-off delay time	-	-	20	ns	$I_D = -700 \text{mA},$ $R_{GEN} = 25\Omega,$
$t_{\scriptscriptstylef}$	Fall time		-	15		GEN ,
V <sub>SD</sub>	Diode forward voltage drop	-	-	-1.8	V	$V_{GS} = 0V, I_{SD} = -500 \text{mA}$
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	$V_{GS} = 0V, I_{SD} = -500 \text{mA}$

#### Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

## **Switching Waveforms and Test Circuit**



# 3-Lead TO-236AB (SOT-23) Package Outline (K1)


2.90x1.30mm body, 1.12mm height (max), 1.90mm pitch



Symbol		Α	A1	A2	b	D	E	E1	е	e1	L	L1	θ
<b>.</b> .	MIN	0.89	0.01	0.88	0.30	2.80	2.10	1.20	0.05	4.00	0.40	0.54	0°
Dimension (mm)	NOM	-	-	0.95	-	2.90	-	1.30	0.95 BSC	1.90 BSC	0.50	0.54 REF	-
(11111)	MAX	1.12	0.10	1.02	0.50	3.04	2.64	1.40	ВОС	ВОС	0.60	IXLI	8°

JEDEC Registration TO-236, Variation AB, Issue H, Jan. 1999. **Drawings not to scale.** 

# 3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbo	ol	Α	b	b1	С	D	D1	Е	E1	е	e1	Н	L	
	MIN 1.40	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.13	1.50 3.00 BSC BSC			3.94	0.89
Dimensions (mm)	NOM	-	-	-	-	-	-	-	-		-	-		
()	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29			4.25	1.20	

JEDEC Registration TO-243, Variation AA, Issue C, July 1986. **Drawings not to scale**.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2007 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

**Supertex inc.** 1235 Bordeaux Drive, Sunnyvale, CA 94089