



Dual N-Channel 30-V (D-S) MOSFET


PRODUCT SUMMARY				
V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A)		
30	0.022 at V _{GS} = 10 V	10		
	0.030 at V _{GS} = 4.5 V	8.5		

FEATURES

- TrenchFET® Power MOSFET
- 100 % R_g Tested





COMPLIANT



Ordering Information: Si7844DP-T1

Si7844DP-T1-E3 (Lead (Pb)-free)





ABSOLUTE MAXIMUM RATINGS $T_A = 25$ °C, unless otherwise noted						
Parameter		Symbol	10 secs	Steady State	Unit	
Drain-Source Voltage		V _{DS}	30		V	
Gate-Source Voltage		V_{GS}	± 20			
Continuous Drain Current (T _{.I} = 150 °C) ^a	T _A = 25 °C	I _D	10	6.4		
Continuous Drain Current (1) = 150 °C)	T _A = 70 °C		8.0	5.1	^	
Pulsed Drain Current		I _{DM}	20		Α	
Continuous Source Current (Diode Conduction) ^a		I _S	2.9	1.1		
Marrian Damas Disaination?	T _A = 25 °C	P _D	3.5	1.4	W	
Maximum Power Dissipation ^a	T _A = 70 °C		2.2	0.9	VV	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		°C	
Soldering Recommendations (Peak Temperature) ^{b,c}			260		C	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum lunction to Ambienta	t ≤ 10 sec	R _{thJA}	26	35	°C/W
Maximum Junction-to-Ambient ^a	Steady State		60	85	
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	3.9	5.5	

a. Surface Mounted on 1" x 1" FR4 Board.

b. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply.

Vishay Siliconix




SPECIFICATIONS T _J = 25 °C, unless otherwise noted								
Parameter	Symbol	Test Conditions	ions Min Typ		Max	Unit		
Static								
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.8		2.4	V		
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA		
Zava Cata Valtaga Dvain Curvent		V _{DS} = 30 V, V _{GS} = 0 V			1			
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	5			μΑ		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α		
		V _{GS} = 10 V, I _D = 10 A		0.018	0.022	0		
Drain-Source On-State Resistance ^a	r _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 8.5 \text{ A}$		0.024	0.030	Ω		
Forward Transconductance ^a	g _{fs}	V _{DS} = 15 V, I _D = 10 A		22		S		
Diode Forward Voltage ^a	V_{SD}	I _S = 2.9 A, V _{GS} = 0 V		0.75	1.2	V		
Dynamic ^b								
Total Gate Charge	Qg			13	20	nC		
Gate-Source Charge	Q_{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 10 \text{ A}$		2				
Gate-Drain Charge	Q_{gd}			2.7				
Gate Resistance	R_g		0.5		3.2	Ω		
Turn-On Delay Time	t _{d(on)}			8	16			
Rise Time	t _r	$V_{DD} = 15 \text{ V}, R_L = 15\Omega$		10	20	ns		
Turn-Off Delay Time	t _{d(off)}	$I_D\cong$ 1 A, V_{GEN} = 10 V, R_G = 6 Ω		21	40			
Fall Time	t _f			10	20			
Source-Drain Reverse Recovery Time	t _{rr}	$I_F = 2.9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		40	80			


Notes:

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %. b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless noted














TYPICAL CHARACTERISTICS 25 °C, unless noted




On-Resistance vs. Drain Current






Source-Drain Diode Forward Voltage




V_{DS} - Drain-to-Source Voltage (V)

Capacitance



On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage

- Source Current (A)

Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless noted



Square Wave Pulse Duration (sec) Normalized Thermal Transient Impedance, Junction-to-Case

10-2

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?71328.

10-3

10

0.01

0.02

Single Pulse

10-4

Legal Disclaimer Notice



Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

Document Number: 91000 www.vishay.com
Revision: 08-Apr-05 1