Data Sheet, DS 2, December 2001


## Edition 2001-12-17

## Published by Infineon Technologies AG

St.-Martin-Strasse 53,
D-81541 München, Germany
© Infineon Technologies AG 2001. All Rights Reserved.

## Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.
Terms of delivery and rights to technical change reserved.
We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.
Infineon Technologies is an approved CECC manufacturer.

## Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

## Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.
Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

# ABM Premium ATM Buffer Manager PXF 4336 Version 1.1 

Wired<br>Communications

Never stop thinking

## ABM-P Data Sheet

| Revision History: $\quad$ 2001-12-17 | DS 2 |
| :--- | :--- |
| Previous Version: $\quad$ DS 1.5, 2001-07-12 |  |
| Page | Subjects (major changes since last revision) |
|  | Reworked from preliminary to first finalized status |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com

Disclaimer:
This data sheet describes a product under development by Infineon Technologies AG ('Infineon'). Infineon reserves the right to change features and characteristics of the product or to discontinue this product without notice. None of the information contained in this document constitutes an express or implied assurance of availability or functionality. Please contact Infineon for the latest information on the product.

| $\begin{array}{r} \text { ABM-P } \\ \text { PXF } 4336 \text { V1.1 } \\ \hline \end{array}$ |  |  |
| :---: | :---: | :---: |
| Table of | Contents | Page |
| 1 | Overview | 21 |
| 1.1 | Features | 22 |
| 1.1.1 | Queueing Functions | 23 |
| 1.1.2 | Scheduling Functions | 23 |
| 1.1.3 | Interfaces | 23 |
| 1.1.4 | Supervision Functions | 24 |
| 1.1.5 | Technology | 24 |
| 1.2 | Logic Symbol | 25 |
| 1.3 | Typical Applications | 26 |
| 2 | Pin Descriptions | 27 |
| 2.1 | Pin Diagram | 27 |
| 2.2 | Pin Diagram with Functional Groupings | 28 |
| 2.3 | Pin Definitions and Functions | 29 |
| 2.3.1 | Common System Clock Supply ( 6 pins) | 29 |
| 2.3.2 | UTOPIA Receive Interface Upstream (Master/Slave) (32 pins) | 30 |
| 2.3.3 | UTOPIA Transmit Interface Downstream (Master/Slave) (32 pins) | 32 |
| 2.3.4 | UTOPIA Receive Interface Downstream (Master/Slave) (32 pins) | 33 |
| 2.3.5 | UTOPIA Transmit Interface Upstream (Master/Slave) (32 pins) | 35 |
| 2.3.6 | Microprocessor Interface (32 pins) | 36 |
| 2.3.7 | Cell Storage RAM Upstream ( 50 pins) | 38 |
| 2.3.8 | Cell Storage RAM Downstream (50 pins) | 40 |
| 2.3.9 | Common Up- and Downstream Cell Pointer RAM (42 pins) | 42 |
| 2.3.10 | JTAG Boundary Scan (5 pins) | 43 |
| 2.3.11 | SPI Interface ( 5 pins) | 44 |
| 2.3.12 | QCI Interface (3 pins) | 44 |
| 2.3.13 | Production Test (2 pin) | 44 |
| 2.3.14 | Supply (74 VSS, 32 VDD33 and 14 VDD18 pins) | 44 |
| 2.3.15 | Unconnected (13 pins). | 45 |
| 3 | Functional Description | 46 |
| 3.1 | Block Diagrams | 46 |
| 3.1.1 | Throughput and Speedup | 48 |
| 3.2 | Functional Block Description | 49 |
| 3.2.1 | Cell Handler (Upstream/Downstream) | 49 |
| 3.2.2 | Buffer Manager and Queue Scheduler (Overview) | 49 |
| 3.2.3 | Enhanced Rate Control Unit Overview | 49 |
| 3.2.4 | AAL5 Assistant | 50 |
| 3.2.5 | Internal Address Reduction Unit | 50 |
| 3.2.6 | Queue Congestion Indication Unit | 55 |
| 3.2.7 | Clocking System | 55 |
| 3.2.7.1 | Clocking System Overview | 56 |
| 3.2.7.2 | DPLL Programming | 56 |


| - In | neon | $\begin{array}{r} \text { ABM-P } \\ \text { PXF } 4336 \text { V1.1 } \end{array}$ |
| :---: | :---: | :---: |
| Table of Contents |  | Page |
| 3.2.7.3 | Programming Example |  |
| 3.2.7.4 | Initialization Phase | 58 |
| 3.2.8 | Reset System | 59 |
| 3.3 | System Integration | 60 |
| 3.3.1 | LCI Translation in Mini-Switch Configurations | 62 |
| 3.4 | Buffer Manager and Queue Scheduler Details | 64 |
| 3.4.1 | Buffer Manager | 65 |
| 3.4.1.1 | Functional Overview | 65 |
| 3.4.1.2 | Logical Buffer Views | 66 |
| 3.4.1.3 | Threshold Classification | 68 |
| 3.4.1.4 | Counter Classification |  |
| 3.4.1.5 | Threshold and Occupancy Counter Overview | 70 |
| 3.4.1.6 | Discard Mechanisms and Buffer Reservation | 72 |
| 3.4.1.7 | Cell Acceptance Algorithm | 76 |
| 3.4.1.8 | SB Congestion Indication Mechanism | 79 |
| 3.4.1.9 | Statistical Counters | 80 |
| 3.4.2 | Queue Scheduler | 81 |
| 3.4.2.1 | Functional Overview | 81 |
| 3.4.2.2 | Scheduler Block | 82 |
| 3.4.2.3 | Quality of Service Support | 84 |
| 3.4.2.4 | Traffic Shaping | 86 |
| 3.4.2.5 | VC-Merge and Dummy Queue | 91 |
| 3.4.3 | Scheduler Block Usage | 93 |
| 3.4.4 | Scheduler Block Scheduler (SBS) | 94 |
| 3.4.5 | Supervision Functions | 95 |
| 3.4.5.1 | Cell Header Protection | 95 |
| 3.4.5.2 | Cell Queue Supervision | 95 |
| 3.5 | Available Bit Rate Support | 96 |
| 3.5.1 | ABR Service Description | 96 |
| 3.5.1.1 | Example Network Configuration | 98 |
| 3.5.1.2 | ABR Parameters | 99 |
| 3.5.1.3 | Source Behavior Overview | 102 |
| 3.5.1.4 | ABR Mechanisms | 105 |
| 3.5.1.5 | EFCI Marking | 106 |
| 3.5.1.6 | Relative Rate Marking | 106 |
| 3.5.1.7 | Explicit Rate Marking | 106 |
| 3.5.1.8 | Reactive Switch Control | 107 |
| 3.5.1.9 | VS/VD Behavior | 108 |
| 3.5.2 | ERC Unit Functional Overview | . 110 |
| 3.5.2.1 | Processor | 111 |
| 3.5.2.2 | Message Interface | 111 |
| 3.5.2.3 | ERC Mailbox | 113 |


| $\operatorname{lic}_{\text {Iechno }}^{0}$ | neon | $\begin{array}{r} \text { ABM-P } \\ \text { PXF } 4336 \text { V1.1 } \end{array}$ |
| :---: | :---: | :---: |
| Table of Contents |  | Page |
| 3.5.2.4 | AVT (Context RAM) | 14 |
| 3.5.2.5 | Scan Unit | 114 |
| 3.6 | Internal Tables | 116 |
| 3.6.1 | Table Overview | 116 |
| 3.6.2 | LCI: Local Connection Identifier Table | 117 |
| 3.6.3 | QCT: Queue Configuration Table | 117 |
| 3.6.4 | QPT: Queue Parameter Table | 117 |
| 3.6.5 | TCT: Traffic Class Table | 117 |
| 3.6.6 | SBOC: Scheduler Block Occupancy Table | 117 |
| 3.6.7 | SCT: Scheduler Configuration Table | 118 |
| 3.6.8 | MGT: Merge Group Table | 118 |
| 3.6.9 | AVT: ABR/VBR Configuration Table | 118 |
| 3.6.9.1 | AVT Context RAM Organization and Addressing | 118 |
| 3.6.9.2 | AVT Context RAM Section for ABR-VS/VD Support | 120 |
| 3.6.9.3 | AVT Context RAM Section for ABR-ER Support | 124 |
| 3.6.9.4 | AVT Context RAM Section for VBR Shaping Support | 126 |
| 3.6.9.5 | Common AVT CONFIG Field | 128 |
| 3.6.10 | ERC Message Interface | 129 |
| 3.6.10.1 | RM_Cell FIFO Organization (IOP/FW View) | 129 |
| 3.6.10.2 | Emit FIFO Organization (IOP/FW View) | 130 |
| 3.6.11 | QCIT: Congestion Indication Table | 131 |
| 4 | Operational Description | 132 |
| 4.1 | Basic Device Initialization | 132 |
| 4.2 | Basic Traffic Management Initialization | 132 |
| 4.2.1 | Setup of Queues | 137 |
| 4.2.2 | Programming Queue Scheduler Rates and Granularities | 138 |
| 4.2.2.1 | Scheduler Block Scheduler | 138 |
| 4.2.2.2 | Programming the Scheduler Block Rates | 138 |
| 4.2.2.3 | Programming the Common Real-Time Bypass | 141 |
| 4.2.2.4 | Programming the SDRAM Refresh Empty Cell Cycles | 141 |
| 4.2.2.5 | Programming the PCR Limiter | 141 |
| 4.2.2.6 | Programming the Leaky Bucket Shaper | 144 |
| 4.2.2.7 | Guaranteed Cell Rates and WFQ Weight Factors | 146 |
| 4.2.3 | ABM-P Configuration Example | 147 |
| 4.2.4 | Normal Operation | 148 |
| 4.2.5 | Bandwidth Reservation | 149 |
| 4.2.5.1 | Bandwidth Reservation Example | 149 |
| 4.2.6 | Buffer Reservation | 150 |
| 4.2.7 | Support of Standard ATM Service Categories | 151 |
| 4.2.7.1 | CBR Connections | 151 |
| 4.2.7.2 | rt-VBR Connections | 151 |
| 4.2.7.3 | nrt-VBR Connections | . . . 151 |
| Data Shee | t 7 | 2001-12-17 |


| $\operatorname{lich}_{1 \text { lech }}^{0-}$ | eon | $\begin{array}{r} \text { ABM-P } \\ \text { PXF } 4336 \text { V1.1 } \end{array}$ |
| :---: | :---: | :---: |
| Table of Contents |  | Page |
| 4.2.7.4 | ABR Connections | 151 |
| 4.2.7.5 | UBR+ Connections | 152 |
| 4.2.7.6 | GFR Connections | 152 |
| 4.2.7.7 | UBR Connections | 152 |
| 4.2.7.8 | Generic Service Classes | 153 |
| 4.2.8 | Configuration of ABR Mechanisms | 153 |
| 4.2.8.1 | EFCI Marking | 153 |
| 4.2.8.2 | Relative Rate Marking | 153 |
| 4.2.8.3 | Explicit Rate Marking | 153 |
| 4.2.8.4 | VS/VD | 153 |
| 4.2.9 | Enhanced Rate Control Unit Initialization | 153 |
| 4.2.9.1 | Firmware Parameter Configuration | 154 |
| 4.2.9.2 | ERC Operation Modes Overview | 155 |
| 4.3 | Connection Teardown Example | 156 |
| 4.4 | AAL5 Packet Insertion/Extraction | 156 |
| 4.4.1 | AAL5 Packet Insertion | 156 |
| 4.4.2 | AAL5 Packet Extraction | 156 |
| 4.5 | Exception Handling | 158 |
| 5 | Interface Description | 159 |
| 5.1 | UTOPIA L2 Interfaces (PHY side) | 159 |
| 5.1.1 | URXU: UTOPIA Receive Upstream (PHY side) | 159 |
| 5.1.2 | UTXD: UTOPIA Transmit Downstream (PHY side) | 160 |
| 5.1.3 | UTOPIA Port/Address Mapping (PHY side) | 162 |
| 5.1.4 | Functional UTOPIA Timing (PHY side) | 163 |
| 5.1.5 | UTOPIA Master Mode Polling Scheme (PHY side) | 164 |
| 5.1.6 | UTOPIA Cell Format (PHY side) | 165 |
| 5.1.6.1 | UTOPIA Level 2 Standard Cell Formats | 165 |
| 5.1.6.2 | LCI Mapping Mode: VPI Mode | 166 |
| 5.1.6.3 | LCI Mapping Mode: VCI Mode | 166 |
| 5.1.6.4 | LCI Mapping Mode: Infineon Mode | 167 |
| 5.1.6.5 | LCI Mapping Mode: Address Reduction Mode | 167 |
| 5.2 | UTOPIA L2 Interface (Backplane side) | 169 |
| 5.2.1 | URXD: UTOPIA Receive Downstream (Backplane side) | 169 |
| 5.2.2 | UTXU: UTOPIA Transmit Upstream (Backplane side) | 169 |
| 5.2.3 | UTOPIA Port/Address Mapping (Backplane side) | 169 |
| 5.2.4 | Functional UTOPIA Timing (Backplane side) | 169 |
| 5.2.5 | UTOPIA Master Mode Polling Scheme (Backplane side) | 169 |
| 5.2.6 | UTOPIA Cell Format (Backplane side) | 170 |
| 5.3 | MPI: Microprocessor Interface | 170 |
| 5.3.1 | Intel Style Write Access | 170 |
| 5.3.2 | Intel Style Read Access |  |
| 5.3.3 | Motorola Style Write Access | 171 |
| Data Sheet |  | 2001-12-17 |


|  | eon | ABM-P <br> PXF 4336 V1.1 |
| :---: | :---: | :---: |
| Table of Contents |  | Page |
| 5.3.4 | Motorola Style Read Access | 72 |
| 5.3.5 | Interrupt Signals | 172 |
| 5.4 | External RAM Interfaces | 173 |
| 5.4.1 | RAM Configurations | 173 |
| 5.5 | SPI: Serial Peripheral Interface | 177 |
| 5.5.1 | SPI Read Sequence | 177 |
| 5.6 | QCI: Queue Congestion Indication Interface | 177 |
| 5.7 | Test Interface | 179 |
| 5.8 | Clock and Reset Interface | 179 |
| 5.8.1 | Clocking | 179 |
| 5.8.2 | Reset | 179 |
| 6 | Memory Structure | 180 |
| 7 | Register Description | 181 |
| 7.1 | Overview of the ABM-P Register Set | 181 |
| 7.2 | Detailed Register Descriptions | 194 |
| 7.2.1 | Cell Flow Test Registers | 194 |
| 7.2.2 | SDRAM Configuration Registers | 195 |
| 7.2.3 | Cell Insertion/Extraction and AAL5 Control Registers | 196 |
| 7.2.4 | Buffer Occupation Counter Registers | 212 |
| 7.2.5 | Buffer Threshold and Occupation Capture Registers | 214 |
| 7.2.6 | Configuration Register | 219 |
| 7.2.7 | Backpressure Control Registers | 220 |
| 7.2.8 | QCI Control Registers | 229 |
| 7.2 .9 | DBA Control Registers | 231 |
| 7.2.10 | LCI Table Transfer Registers | 237 |
| 7.2.11 | Traffic Class Table Transfer Registers | 241 |
| 7.2.12 | Queue Configuration Table Transfer Registers | 258 |
| 7.2.13 | Scheduler Block Occupancy Table Transfer Registers | 270 |
| 7.2.14 | Merge Group Table Transfer Registers | 277 |
| 7.2 .15 | Mask Registers . . . | 282 |
| 7.2.16 | Queue Congestion Indication Table | 286 |
| 7.2.17 | Rate Shaper CDV Registers | 288 |
| 7.2.18 | Queue Parameter Table Mask Registers | 289 |
| 7.2.19 | Scheduler Configuration Register |  |
| 7.2.20 | Queue Parameter Table Transfer Registers | 296 |
| 7.2.21 | Scheduler Block Configuration Table Transfer/Mask R SDRAM Refresh Registers | isters |
|  | UTOPIA Port Select of Common Real Time Queue Re | sters 306 |
| 7.2.22 | Scheduler Block Enable Registers | . 319 |
| 7.2.23 | Common Real Time Queue Rate Registers | 327 |
| 7.2.24 | AVT Table Registers . . . . . . . . . . . . | 329 |

nfineon ABM-P ..... PXF 4336 V1.1
Table of Contents Page
7.2.25 PLL Control Registers ..... 341
7.2.26 ERC Register Access Control ..... 346
7.2.27 External RAM Test Registers ..... 349
7.2.28 $\quad$ ABM-P Version Code Registers ..... 354
7.2.29 Interrupt Status/Mask Registers ..... 356
7.2.30 RAM Select Registers ..... 368
7.2.31 Global ABM-P Status and Mode Registers ..... 372
7.2.32 UTOPIA Configuration Registers ..... 379
7.2.33 Test Registers/Special Mode Registers ..... 397
8 Electrical Characteristics ..... 398
8.1 Absolute Maximum Ratings ..... 398
8.2 Operating Range ..... 398
8.3 DC Characteristics ..... 399
8.4 AC Characteristics ..... 401
8.4.1 Microprocessor Interface Timing Intel Mode ..... 403
8.4.1.1 Microprocessor Write Cycle Timing (Intel) ..... 403
8.4.1.2 Microprocessor Read Cycle Timing (Intel) ..... 404
8.42 Microprocessor Interface Timing Motorola Mode ..... 405
8.4.2.1 Microprocessor Write Cycle Timing (Motorola) ..... 405
8.4.2.2 Microprocessor Read Cycle Timing (Motorola) ..... 406
8.4.3 UTOPIA Interface ..... 408
8.4.4 CPR SSRAM Interface ..... 413
8.4.5 CSR SDRAM Interface(s) ..... 414
8.4.6 Reset Timing ..... 415
8.4.7 Boundary-Scan Test Interface ..... 416
8.4.8 SPI Interface ..... 417
8.4.9 Queue Congestion Interface (QCI) ..... 418
8.5 Capacitances ..... 419
8.6 Package Characteristics ..... 419
9 Test Mode ..... 420
10 Package Outlines ..... 422
11 Glossary ..... 423
Infineon ABM-P
PXF 4336 V1.1
List of Figures ..... Page
Figure 1-1 Logic Symbol ..... 25
Figure 1-2 General System Integration ..... 26
Figure 2-1 Pin Configuration (Bottom View) ..... 27
Figure 2-2 Pin Configuration (Bottom View) ..... 28
Figure 3-1 Sub-System Integration Diagram ..... 46
Figure 3-2 Functional Block Diagram ..... 47
Figure 3-3 Logical Block Diagram (One Direction) ..... 48
Figure 3-5 LCI Building Patterns ..... 52
Figure 3-6 LCI Building Patterns (VPI only) ..... 54
Figure 3-7 Clocking System Overview ..... 56
Figure 3-8 DPLL Structure ..... 57
Figure 3-9 Reset System Overview ..... 59
Figure 3-10 ABM-P in Bi-directional Mode ..... 60
Figure 3-11 ABM-P in Uni-directional Mode Using both Cores ..... 61
Figure 3-12 ABM-P in Uni-directional Mode Using one Core ..... 62
Figure 3-13 Connection Identifiers in Mini-Switch Configuration ..... 63
Figure 3-14 Cell Acceptance and Scheduling ..... 64
Figure 3-15 Buffer Manager Tables ..... 65
Figure 3-16 Queue Assignment to Traffic Classes and Scheduler Blocks ..... 67
Figure 3-18 Buffer Management with per Queue Minimum Buffer Reservation ..... 75
Figure 3-19 Buffer Threshold with Hysteresis ..... 76
Figure 3-21 Functional Structure of the Hierarchical Queue Scheduler ..... 81
Figure 3-22 Scheduler Block Structure ..... 82
Figure 3-23 Behavior of Different Scheduler Types ..... 83
Figure 3-25 Scheduler Behavior Example ..... 85
Figure 3-26 Shaping and Policing at Network Boundaries ..... 86
Figure 3-27 Ideal ABM-P Shaper Output ..... 88
Figure 3-28 Ideal and Real ABM-P Shaper Output ..... 88
Figure 3-31 VC Merge Scheduling ..... 91
Figure 3-32 Scheduler Block Usage at Switch Output ..... 93
Figure 3-33 Scheduler Block Usage at Switch Input ..... 94
Figure 3-34 User and RM Cell Flows of an ABR Connection ..... 96
Figure 3-35 Source Behavior of an Explicit Rate controlled ABR Connection ..... 97
Figure 3-36 Example Network Configuration ..... 98
Figure 3-38 ACR calculation at BRM Cell Receive ..... 102
Figure 3-39 ACR calculation at FRM Cell Send ..... 103
Figure 3-41 RM and User Cell Sequence: General Case ..... 104
Figure 3-42 RM and User Cell Sequence: Worst Case ..... 104
Figure 3-44 ABR Mechanisms ..... 105
Figure 3-45 Reactive Switch Control Example ..... 107
Figure 3-46 Distribution of VS/VD Function in a Switch ..... 109
Figure 3-47 ERC Unit ..... 110
Infineon ABM-P
PXF 4336 V1.1
List of Figures ..... Page
Figure 3-48 Message Interface between ERC Unit and ABM-P Core ..... 111
Figure 3-49 SCAN Timer Generation ..... 114
Figure 3-51 Table Access Overview ..... 116
Figure 3-52 AVT Context RAM Addressing Scheme ..... 119
Figure 4-1 Parameters for Connection Setup (bit field width indicated) ..... 133
Figure 4-7 ABM-P Application Example: DSLAM ..... 147
Figure 4-9 Example of Threshold Configuration ..... 150
Figure 4-12 AAL5 Extraction: End of packet, Trailer and Status Byte ..... 157
Figure 5-1 UTOPIA Receive Upstream Master Mode ..... 159
Figure 5-2 UTOPIA Receive Upstream Slave Mode ..... 159
Figure 5-3 UTOPIA Transmit Downstream Master Mode ..... 161
Figure 5-4 UTOPIA Transmit Downstream Slave Mode ..... 161
Figure 5-5 Intel Style Write Access ..... 170
Figure 5-6 Intel Style Read Access ..... 171
Figure 5-7 Motorola Style Write Access ..... 171
Figure 5-8 Motorola Style Read Access ..... 172
Figure 5-9 SPI Read Sequence ..... 177
Figure 5-10 QCI Interface ..... 178
Figure 7-1 Table Access Overview ..... 182
Figure 8-1 Input/Output Waveform for AC Measurements ..... 401
Figure 8-2 Microprocessor Interface Write Cycle Timing (Intel) ..... 403
Figure 8-3 Microprocessor Interface Read Cycle Timing (Intel) ..... 404
Figure 8-4 Microprocessor Interface Write Cycle Timing (Motorola) ..... 405
Figure 8-5 Microprocessor Interface Read Cycle Timing (Motorola) ..... 406
Figure 8-6 Setup and Hold Time Definition (Single- and Multi-PHY) ..... 408
Figure 8-7 Tristate Timing (Multi-PHY, Multiple Devices Only) ..... 408
Figure 8-8 SSRAM Interface Generic Timing Diagram ..... 413
Figure 8-9 Generic SDRAM Interface Timing Diagram ..... 414
Figure 8-10 Reset Timing ..... 415
Figure 8-11 Boundary-Scan Test Interface Timing Diagram ..... 416
Figure 8-12 SPI Interface Timing Diagram ..... 417
Figure 8-13 QCI Interface Timing Diagram ..... 418
Figure 9-1 Block Diagram of Test Access Port and Boundary Scan Unit ..... 420
Infineon ABM-P
PXF 4336 V1.1
List of Tables
Table 2-1 Ball Definitions and Functions ..... 29
Table 3-4 Maximum ABM-P Throughput and Speedup ..... 48
Table 3-17 Threshold and Occupancy Counter Table ..... 70
Table 3-20 Statistical Counters ..... 80
Table 3-24 Guaranteed Rates for each ATM Service Category ..... 84
Table 3-29 Summary of VBR Shaping Parameters ..... 89
Table 3-30 VBR Conformance Definitions ..... 89
Table 3-37 ABR Parameters ..... 99
Table 3-40 In-rate and Out-of-rate Cells ..... 103
Table 3-43 ABR Mechanisms Supported in the ABM-P ..... 105
Table 3-50 Timer Values for Clock Generation ..... 115
Table 3-53 AVT Context Table: ABR-VS/VD (Table Layout) ..... 120
Table 3-54 AVT Context Table: ABR-VS/VD Parameter Description ..... 121
Table 3-55 AVT Context Table: ABR-ER (Table Layout) ..... 124
Table 3-56 AVT Context Table: ABR-ER Parameter Description ..... 125
Table 3-57 AVT Context Table: VBR Shaping (Table Layout) ..... 126
Table 3-58 AVT Context Table: VBR Shaping Parameter Description ..... 126
Table 3-59 Config(6:0) Bit Map ..... 128
Table 3-60 RM Cell FIFO Entry (16 bit IOP View) ..... 129
Table 3-61 Emit FIFO Entry for Emit Events ..... 130
Table 3-62 Emit FIFO Entry for Time-out Events in VS/VD Mode ..... 130
Table 3-63 Emit FIFO Entry for Time-out Events in ER Mode ..... 130
Table 4-2 Scheduler Block Rate Limits ..... 139
Table 4-3 SB Rate Calculation Examples for SYSCLK $=51.84 \mathrm{MHz}$ ..... 140
Table 4-4 Minimum Shaper Rates as a Function of TstepC and SYSCLK ..... 143
Table 4-5 Shaper Accuracy as a Function of desired PCR and TstepC ..... 144
Table 4-6 Maximum BT as a Function of TstepC and SYSCLK ..... 145
Table 4-8 Number of Possible Connections per PHY ..... 150
Table 4-10 Firmware Parameters ..... 154
Table 4-11 Operation Modes per Connection ..... 155
Table 4-13 AAL5 Status Byte ..... 157
Table 5-1 Port/Address Mapping ..... 162
Table 5-2 Port Polling Sequence ..... 164
Table 5-3 Standardized UTOPIA Level 2 Cell Format (16-bit) ..... 165
Table 5-4 Standardized UTOPIA Level 2 Cell Format (16-bit): OAM Cells ..... 165
Table 5-5 Standardized UTOPIA Level 2 Cell Format (16-bit) ..... 166
Table 5-6 Standardized UTOPIA Level 2 Cell Format (16-bit) ..... 166
Table 5-7 Standardized UTOPIA Level 2 Cell Format (16-bit) ..... 167
Table 5-8 Standardized UTOPIA Level 2 Cell Format (16-bit) ..... 167
Table 5-9 External RAM Sizes ..... 173
Table 5-10 SSRAM Configuration Examples ..... 174
Table 5-11 SDRAM Configuration Examples ..... 175

| Infin |  | $\begin{array}{r} \text { ABM-P } \\ \text { PXF } 4336 \text { V1.1 } \end{array}$ |
| :---: | :---: | :---: |
| List of Tables |  | Page |
| Table 5-12 | SSRAM and SDRAM Type Examples | 6 |
| Table 5-13 | Serial SPI Bus EEPROM Type Example | 77 |
| Table 7-1 | Color Convention for Internal Table Field Illustration. | 183 |
| Table 7-2 | ABM-P Registers Overview | 183 |
| Table 7-3 | External RAM Sizes. | 215 |
| Table 7-5 | WAR Register Mapping for DTC Table access | 235 |
| Table 7-4 | Registers DTC Upstream/Downstream Table Access | 235 |
| Table 7-7 | WAR Register Mapping for LCI Table Access | 237 |
| Table 7-6 | Registers for LCI Table Access | 237 |
| Table 7-8 | Registers for TCT Table Access | 241 |
| Table 7-9 | WAR Register Mapping for TCT Table Access | 242 |
| Table 7-10 | Registers for Queue Configuration Table Access | 258 |
| Table 7-11 | WAR Register Mapping for LCI Table Access | 259 |
| Table 7-12 | Registers for SBOC Table Access. |  |
| Table 7-13 | WAR Register Mapping for SBOC Table Access | 271 |
| Table 7-14 | Registers for MGT Table Access | 277 |
| Table 7-15 | WAR Register Mapping for MGT Table Access |  |
| Table 7-17 | WAR Register Mapping for DTC Table access |  |
| Table 7-16 | Registers QCIT Table Access |  |
| Table 7-18 | Registers for QPT1 Upstream Table Access |  |
| Table 7-19 | Registers for QPT1 Downstream Table Access |  |
| Table 7-20 | WAR Register Mapping for QPT Table Access | 297 |
| Table 7-21 | Registers for QPT2 Upstream Table Access . |  |
| Table 7-22 | Registers for QPT2 Downstream Table Access |  |
| Table 7-23 | WAR Register Mapping for QPT Table Access | 301 |
| Table 7-24 | Registers SCTI Upstream Table Access |  |
| Table 7-25 | Registers SCTI Downstream Table Access. |  |
| Table 7-26 | Registers SCTF Upstream Table Access |  |
| Table 7-27 | Registers SCTF Downstream Table Access | 316 |
| Table 7-28 | WAR Register Mapping for SCTFU/SCTFD Table access | s . ...... 317 |
| Table 7-29 | Registers for AVT Table Access | 329 |
| Table 7-30 | WAR Register Mapping for AVT Table Access | 330 |
| Table 7-31 | Extended RAM Address Range for Test Access | 351 |
| Table 8-1 | Absolute Maximum Ratings | 398 |
| Table 8-2 | Operating Range |  |
| Table 8-3 | DC Characteristics |  |
| Table 8-4 | Clock Frequencies | 402 |
| Table 8-5 | Microprocessor Interface Write Cycle Timing (Intel) | 403 |
| Table 8-6 | Microprocessor Interface Read Cycle Timing (Intel) | 404 |
| Table 8-7 | Microprocessor Interface Write Cycle Timing (Motorola). | 405 |
| Table 8-8 | Microprocessor Interface Read Cycle Timing (Motorola). |  |
| Table 8-9 | Transmit Timing (16-Bit Data Bus, 50 MHz Cell Mode, Sin | Single PHY). 409 |

ABM-P PXF 4336 V1.1
List of Tables Page
Table 8-10 Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Single PHY) . ..... 409
Table 8-11 Transmit Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY) ..... 410
Table 8-12 Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY) ..... 411
Table 8-13 SSRAM Interface AC Timing Characteristics ..... 413
Table 8-14 SDRAM Interface AC Timing Characteristics. ..... 414
Table 8-15 Reset Timing ..... 415
Table 8-16 Boundary-Scan Test Interface AC Timing Characteristics ..... 416
Table 8-17 SPI Interface AC Timing Characteristics ..... 417
Table 8-18 QCI Interface AC Timing Characteristics ..... 418
Table 8-20 Thermal Package Characteristics ..... 419
Table 8-19 Capacitances ..... 419

List of Registers Page
Register 1 UCFTST/DCFTST ..... 194
Register 2 URCFG/DRCFG ..... 195
Register 3 UA5TXHD0/DA5TXHDO ..... 196
Register 4 UA5TXHD1/DA5TXHD1 ..... 198
Register 5 UA5TXDAT0/DA5TXDAT0 ..... 200
Register 6 UA5TXDAT1/DA5TXDAT1 ..... 201
Register 7 UA5TXTR/DA5TXTR ..... 202
Register 8 UA5TXCMD/DA5TXCMD ..... 203
Register 9 UA5RXHD0/DA5RXHDO ..... 204
Register 10 UA5RXHD1/DA5RXHD1 ..... 206
Register 11 UA5RXDAT0/DA5RXDAT0 ..... 208
Register 12 UA5RXDAT1/DA5RXDAT1 ..... 209
Register 13 UA5SARS/DA5SARS ..... 210
Register 14 UBufferOcc/DBufferOcc ..... 212
Register 15 UBufferOccNg/DBufferOccNg ..... 213
Register 16 UBufMax/DBufMax ..... 214
Register 17 UMAC/DMAC ..... 216
Register 18 UMIC/DMIC ..... 217
Register 19 CLP1DIS ..... 218
Register 20 CONFIG ..... 219
Register 21 UUBPTH0 ..... 220
Register 22 UUBPTH1 ..... 221
Register 23 UUBPTH2 ..... 222
Register 24 UUBPTH3 ..... 223
Register 25 UBPEI ..... 224
Register 26 DUBPTH0 ..... 225
Register 27 DUBPTH1 ..... 226
Register 28 DUBPTH2 ..... 227
Register 29 DUBPTH3 ..... 228
Register 30 DQCIC ..... 229
Register 31 DSBT1 ..... 231
Register 32 DSBT1 DSBT1 ..... 232
Register 33 DSBT2 ..... 233
Register 34 DSBT4 ..... 234
Register 35 ..... 236Register 36238
Register 37 ..... 239
38Register 39Register 40LCI2.TCTO240Register 41 TCT22
250Register 42
253
Register 43 QCT0 Register 43 ..... 260
Register 44 QCT1 ..... 261
Register 45 QCT2 ..... 264
Register 46 QCT3 ..... 266Register 47
Register 48 QC267
Register 49 ..... 269QCT5268
Register 50 SBOC0
Register 51 SBOC1 ..... 273


| List of Registers |  | Page |
| :---: | :---: | :---: |
| Register 52 | SBOC2 | 274 |
| Register 53 | SBOC3 | 275 |
| Register 54 | SBOC4 | 276 |
| Register 55 | MGT0 | 279 |
| Register 56 | MGT1 | 280 |
| Register 57 | MGT2 | 281 |
| Register 58 | MASK0/MASK1 | 282 |
| Register 59 | MASK2/MASK3 | 283 |
| Register 60 | MASK4/MASK5 | 284 |
| Register 61 | MASK6 | 285 |
| Register 62 | QCIT | 287 |
| Register 63 | UCDV/DCDV | 288 |
| Register 64 | UQPTM0/DQPTM0 | 289 |
| Register 65 | UQPTM1/DQPTM1 | 290 |
| Register 66 | UQPTM2/DQPTM2 | 291 |
| Register 67 | UQPTM3/DQPTM3 | 292 |
| Register 68 | UQPTM4/DQPTM4 | 293 |
| Register 69 | UQPTM5/DQPTM5 | 294 |
| Register 70 | USCONF/DSCONF | 295 |
| Register 71 | UQPT1T0/DQPT1T0. | 298 |
| Register 72 | UQPT1T1/DQPT1T1. | 299 |
| Register 73 | UQPT2T0/DQPT2T0. | 302 |
| Register 74 | UQPT2T1/DQPT2T1. | 303 |
| Register 75 | UQPT2T2/DQPT2T2. | 304 |
| Register 76 | UQPT2T3/DQPT2T3. | 305 |
| Register 77 | USADR/DSADR | 308 |
| Register 78 | USCTI/DSCTI | 309 |
| Register 79 | UECRI/DECRI. | 312 |
| Register 80 | UECRF/DECRF | 313 |
| Register 81 | UCRTQ/DCRTQ | 314 |
| Register 82 | USCTFM/DSCTFM | 315 |
| Register 83 | USCTFT/DSCTFT. | 318 |
| Register 84 | USCENO/DSCENO | 319 |
| Register 85 | USCEN1/DSCEN1 | 320 |
| Register 86 | USCEN2/DSCEN2 | 321 |
| Register 87 | USCEN3/DSCEN3 | 322 |
| Register 88 | USCEN4/DSCEN4 | 323 |
| Register 89 | USCEN5/DSCEN5 | 324 |
| Register 90 | USCEN6/DSCEN6 | 325 |
| Register 91 | USCEN7/DSCEN7 | 326 |
| Register 92 | UCRTRI/DCRTRI | 327 |
| Register 93 | UCRTRF/DCRTRF | 328 |
| Register 94 | ERCTO | 331 |
| Register 95 | ERCT1 | 332 |
| Register 96 | ERCMO | 333 |
| Register 97 | ERCM1 | 334 |
| Register 98 | ERCMBO | 335 |
| Register 99 | ERCMB1 | 336 |
| Register 100 | ERCMB2 | 337 |
| Register 101 | ERCCONFO | 338 |
| Register 102 | ERCCONF1 | 340 |

List of Registers Page
Register 103 PLL1CONF ..... 341
Register 104 PLL2CONF ..... 343
Register 105 PLLTST ..... 345
Register 106 ERCRAC ..... 346
Register 107 ERCRAM ..... 348
Register 108 EXTRAMDO ..... 349
Register 109 EXTRAMD1 ..... 350
Register 110 EXTRAMAO ..... 351
Register 111 EXTRAMA1 ..... 352
Register 112 EXTRAMC ..... 353
Register 113 VERL ..... 354
Register 114 VERH ..... 355
Register 115 ISRU ..... 356
Register 116 ISRD ..... 359
Register 117 ISRC ..... 362
Register 118 IMRU ..... 363
Register 119 IMRD ..... 364
Register 120 IMRC ..... 365
Register 121 ISRDBA ..... 366
Register 122 IMRDBA ..... 367
Register 123 MAR ..... 368
Register 124 WAR ..... 370
Register 125 USTATUS ..... 372
Register 126 MODE1 ..... 373
Register 127 MODE2 ..... 377
Register 128 UTRXCFG ..... 379
Register 129 UUTRXP0 ..... 381
Register 130 UUTRXP1 ..... 382
Register 131 UUTRXP2 ..... 383
Register 132 DUTRXPO ..... 384
Register 133 DUTRXP1 ..... 385
Register 134 DUTRXP2 ..... 386
Register 135 UUTTXCFG ..... 387
Register 136 DUTTXCFG ..... 389
Register 137 UUTTXPO ..... 391
Register 138 UUTTXP1 ..... 392
Register 139 UUTTXP2 ..... 393
Register 140 DUTTXPO ..... 394
Register 141 DUTTXP1 ..... 395
Register 142 DUTTXP2 ..... 396
Register 143 TEST ..... 397

## Preface

The purpose of this Data Sheet is to provide comprehensive information about the ABM-P device regarding system-level integration, hardware/board design, and software driver aspects.

## Organization of this Document

This Data Sheet is divided into 13 chapters and two appendices. It is organized as follows:

- Chapter 1, Overview

Gives a general description of the product and its family, lists the key features, and presents some typical applications.

- Chapter 2, Pin Descriptions

Lists pin locations with associated signals, categorizes signals according to function, and describes the signals.

- Chapter 3, Functional Description

Gives descriptions of major functional blocks, configuration tables, and global device functions.

- Chapter 4, Operational Description Describes basic initialization and operation procedures.
- Chapter 5, Interface Description Gives a functional description of all interfaces.
- Chapter 6, Memory Structure
- Chapter 7, Register Description Lists all registers and tables with functional description.
- Chapter 8, Electrical Characteristics

Provides detailed information about electrical characteristics and interface timings.

- Chapter 9, Test Mode
- Chapter 10, Package Outlines
- Chapter 11, Glossary


## Related Documentation

[1] ITU-T Recommendation I.371, Traffic Control and Congestion Control in B-ISDN, 2nd Release, March 1996.
[2] ATMF, Traffic Management Specification 4.1, March 1999.
[3] ATMF, UTOPIA Level 1 Specification Version 2.01, March 1994.
[4] ATMF, UTOPIA Level 2 Specification Version 1, June 1995.

## Your Comments

We welcome your comments on this document. We are continuously trying improving our documentation. Please send your remarks and suggestions by e-mail to
sc.docu_comments@infineon.com
Please provide in the subject of your e-mail:
device name (ABM-P), device part number (PXF 4336), device version (Version 1.1),
and in the body of your e-mail:
document type (Data Sheet), issue date (2001-12-17) and document revision number (DS 2).

## ABM-P PXF 4336 V1.1 Overview

## 1 Overview

The ABM-P PXF 4336 Version 1.1 is Infineon's new generation ATM Buffer Manager device. It addresses the performance needs of new multi-service platforms with combined ATM cell and packet-handling applications. The ABM-P manages ATM traffic flowing through multi-service platforms in which voice, video, and data traffic converge. The optimizes the interworking of ATM and higher-layer traffic-management and flowcontrol schemes. The Enhanced Rate Control (ERC) feature provides maximum link utilization by rate-adaptive schemes such as ABR-ER, ABR-VS/VD, and ABR-RSC. Optional "leaky bucket" shaping per queue provides full VBR support. The ABM-P is useful in applications where extensive ATM traffic management capabilities are required. This includes either distributed or centralized system architectures that cover enterprise and Central Office switches, DSLAMs, and ATM line cards for routers and switches.

## ATM Buffer Manager <br> ABM-P

ABM-P

### 1.1 Features

- ATM Traffic Management processing support up to STM-4/OC-12 equivalent bandwidth
- Throughput at UTOPIA Interface up to $687 \mathrm{Mbit} / \mathrm{s}$ transmit, 795 Mbit/s receive
- Speed-up factor relative to STM-4/OC12: 1.32
- Uni-directional mode with combined resources of both directions (optional)
- 256 K cells buffer per direction (configurable in guaranteed and shared buffer)
- Up to 16384 connections arbitrarily assignable to queues for sharing connections and saving resources
- Up to 8192 queues per direction, individually assignable to schedulers and to traffic classes
- Up to 128 Scheduler Blocks (SB) per direction with programmable service rates, individually assignable to UTOPIA ports
- The ABM-P is cascadable to provide up to 512 schedulers, 32 K queues, and 1 M cell memories per direction
- Up to 16 traffic classes with individually-selectable thresholds for highest service differentiation
- Up to 48 ports per UTOPIA Interface
- Standards-compliant support for the following ATM Forum service categories: CBR, rt-VBR, nrt-VBR, GFR, ABR (EFCI, CI/NI relative marking, ER, VS/VD, RSC), UBR, UBR+
- Generic PHB (Per Hop Behavior) characteristics are configurable (PHB traffic class is not standardized)
- Configurable cell-address translation modes

| Type | Package |
| :--- | :---: |
| ABM-P PXF 4336 V1.1 | BGA-456 |

## ABM-P

 PXF 4336 V1.1Overview

### 1.1.1 Queueing Functions

- Per-VC queueing for up to 8192 connections per direction for optimal connection isolation
- Optional queue sharing
- Guaranteed per-queue minimum buffer reservation
- Cell acceptance based on programmable threshold sets with hysteresis evaluation
- Threshold sets for individual queues, traffic classes, schedulers, and global buffer for optimized buffer sharing
- Per VC Packet Discard, including Early Packet Discard (EPD) \& Partial Packet Discard (PPD) thresholds for Guaranteed Frame Rate (GFR) support
- Cell Loss Priority (CLP) aware selective discard thresholds
- EFCI and CI/NI support thresholds
- UTOPIA input port backpressure thresholds without head-of-line-blocking
- Per queue and scheduler block congestion indication/avoidance thresholds


### 1.1.2 Scheduling Functions

- Multistage scheduling units with
- Work conservative Weighted Round Robin (WRR) scheduling stage for 128 Scheduler Blocks
- Each Scheduler Block comprising of
- a Weighted Fair Queueing (WFQ) scheduler with 16320 programmable weight factors for each queue, providing rate guarantees and fairness in bandwidth allocation
- a high priority Round Robin (RR) scheduler for real-time traffic
- a low priority RR scheduler for best effort traffic
- Additional common real-time bypass queue for each direction, for cascading multiple ABM-Ps
- Selectable Peak Cell Rate (PCR) shaping for each queue with minimum 2.62 Kbps and maximum $343 \mathrm{Mbit} / \mathrm{s}$ at 52 MHz clock ( 65472 programmable rates)
- Selectable Variable Bit Rate (VBR.1.2.3) leaky bucket shaping for up to 2046 queues
- VC merge function for up to 128 merge groups (arbitrary queues per merge group) for Multi Protocol Label Switching (MPLS) applications
- Support for Dynamic Bandwidth Allocation with SB occupancy threshold monitoring
- SB scheduler overbooking possibility


### 1.1.3 Interfaces

- Two external SDRAM Interfaces for cell storage, one for upstream and one for downstream direction (up to 256 K cell buffer per direction)
- One common cell pointer SSRAM Interface
- Multiport UTOPIA Level 2 Interface in up- and downstream direction conforming to the specifications of the ATM Forum [4]
- 4-cell FIFO buffer at UTOPIA receive interfaces for clock synchronization (head-of-line blocking-free)
- 64-cell buffer logical queueing for up to 48 PHYs at UTOPIA transmit interfaces (head-of-line blocking-free)
- 16-bit Microprocessor Interface, configurable as Intel or Motorola type (with AAL5 packet insertion/extraction support)
- Queue Congestion Indication Interface
- JTAG Boundary Scan Interface
- SPI Interface for EPROM (optionally, required for ABR ER and ABR VS/VD support)


### 1.1.4 Supervision Functions

- Internal pointer supervision
- Cell-header protection function


### 1.1.5 Technology

- Supply voltages 1.8 V (core) and 3.3 V ( $/ / \mathrm{Os}$ )
- Ball Grid Array BGA-456 package (Plastic BGA ( 35 mm$)^{2}$ )
- Temperature range $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Power dissipation 2.0 W (typical)


### 1.2 Logic Symbol



Figure 1-1 Logic Symbol

ABM-P PXF 4336 V1.1

Overview

### 1.3 Typical Applications

The ABM-P device is designed for traffic management on line cards and trunk cards such as are used in:

- ATM Switches
- DSLAMs, DLCs
- Multi-Service Access Switches
- 3G Wireless Infrastructure


Figure 1-2 General System Integration

| $\substack{\text { Infineon } \\ \text { technologies }}$ | ABM-P <br> PXF $4336 \mathrm{V1.1}$ |
| ---: | ---: |
| Pin Descriptions |  |

2 Pin Descriptions
2.1 Pin Diagram


Figure 2-1 Pin Configuration (Bottom View)


### 2.2 Pin Diagram with Functional Groupings



Figure 2-2 Pin Configuration (Bottom View)

ABM-P PXF 4336 V1.1

Pin Descriptions

### 2.3 Pin Definitions and Functions

Table 2-1 lists and explains all pins/balls organized into functional groups. Table 2-1 uses the following naming conventions:

Ball No. Ball Number with respect to package outline (see Figure 2-1)
Symbol Signal Name
Type Type of pin/ball:

| I | Input pin |
| :--- | :--- |
| $\mathrm{I}_{\mathrm{PD}}$ | Input pin (Internal Pull-Down Transistor) |
| $\mathrm{I}^{\mathrm{PU}}$ | Input pin (Internal Pull-Up Transistor) |
| O | Output pin (Push/Pull) |
| O (oD) | Output pin (Open Drain) |
| O (tri) | Output pin (TriState) |

## Function Functional pin/ball description

Note: The ABM-P signal pins are not 5 V I/O tolerant. For further details refer to "DC Characteristics" on Page 399.

Table 2-1 Ball Definitions and Functions

| Ball <br> No. | Symbol | Type | Function |
| :--- | :--- | :--- | :--- |


| 2.3.1 | Common System Clock Supply (6 pins) |  |  |
| :--- | :--- | :--- | :--- |
| P24 | SYSCLK | I | $\begin{array}{l}\text { System Clock } \\ \text { This clock signal feeds DPLL1 and DPLL2 and the } \\ \text { internal ABM-P Core Clock, depending on signal } \\ \text { SYSCLKSEL. }\end{array}$ |
| N24 | SYSCLKSEL | I PD | $\begin{array}{l}\text { Internal ABM-P Core Clock Source Select: } \\ \text { 'H': Internal Core Clock is supplied by signal } \\ \text { SYSCLK }\end{array}$ |
| 'L': Internal Core Clock is supplied by DPLL1 |  |  |  |$]$

ABM-P PXF 4336 V1.1

Pin Descriptions
Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :--- | :--- | :--- | :--- |
| M26 | ERCCLKSEL | I $_{\text {PD }}$ | Internal Alternative ERC Clock Source Select: <br> 'H': ERC unit alternative clock is supplied by signal <br> 'ERCCLK'. <br> 'L': ERC unit alternative clock is supplied by <br> DPLL2. |
| L24 | ERCFREQSE <br> L | $I_{\text {PD }}$ | Internal ERC Clock Source Select: <br> 'H': Asynchronous ERC Operation <br> ERC unit clock is supplied by signal 'ERCCLK' or <br> DPLL2. <br> 'L': Synchronous ERC Operation <br> ERC unit clock is supplied by internal core clock <br> (signal 'SYSCLK' or DPLL1). |
| D21 | RAMCLK | O | Reference clock for external RAM (CSRU, CSRD <br> and CPR) |


| UTOPIA Receive Interface Upstream (Master/Slave) (32 pins) |  |  |  |
| :---: | :---: | :---: | :---: |
| G4, <br> G3, <br> G2, <br> G1, <br> F4, <br> F3, <br> F2, <br> F1, <br> E4, <br> E3, <br> E2, <br> E1, <br> D2, <br> D1, <br> C2, <br> C1 |  | I | UTOPIA Receive Data Bus Upstream (from PHY) |
| A1 | URXPRTYU | $\mathrm{I}_{\text {PD }}$ | UTOPIA Receive Odd Parity of URXDATU(15:0) (PHY side) |

ABM-P PXF 4336 V1.1 Pin Descriptions

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :---: | :---: | :---: | :---: |
| A5, <br> C4, <br> B4, <br> A4, <br> B3 |  | $1 / O_{P D}$ | UTOPIA Receive Address Bus (PHY side) Master Mode: output Slave Mode: input |
| A3, <br> B2, <br> A2, <br> C3 |  | I/OPU | UTOPIA Receive Enable Bus (PHY side) Master Mode: output Slave Mode: input |
| B6, <br> A6, <br> D5, <br> C5 |  | $\mathrm{I} / \mathrm{O}_{\mathrm{PD}}$ | UTOPIA Receive CLAV Bus (PHY side) Master Mode: input Slave Mode: output |
| D4 | URXSOCU | $\mathrm{I}_{\text {PD }}$ | UTOPIA Receive Start of Cell signal (PHY side) |
| B1 | URXCLKU | I | UTOPIA Receive Clock signal (PHY side) |

ABM-P PXF 4336 V1.1 Pin Descriptions

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :--- | :--- | :--- | :--- |

### 2.3.3 UTOPIA Transmit Interface Downstream (Master/Slave) (32

 pins)| W1, <br> Y4, <br> Y3, <br> Y2, <br> Y1, <br> AA4, <br> AA3, <br> AA2, <br> AB4, <br> AB3, <br> AB2, <br> AB1, <br> AC3, <br> AC2, <br> AC1, <br> AD2 | 15, <br> 14, <br> 13, <br> 12, <br> 11, <br> 10, <br> 9, <br> 8 , <br> 7, <br> 6 , <br> 5, <br> 4, <br> 3 , <br> 2 , <br> 1, <br> 0 |  | 0 | UTOPIA Transmit Data Bus Downstream (to PHY) |
| :---: | :---: | :---: | :---: | :---: |
| AE2 | UTX | TYD | $\mathrm{O}_{\text {PD }}$ | UTOPIA Transmit Odd Parity of UTXDATD(15:0) (PHY side) |
| AE3, AF4, AE4, AD4, AF5 | $\begin{aligned} & 4, \\ & 3, \\ & 2, \\ & 1, \end{aligned}$ |  | $1 / \mathrm{O}_{\mathrm{PD}}$ | UTOPIA Transmit Address Bus (PHY side) <br> Master Mode: output <br> Slave Mode: input |
| $\begin{aligned} & \text { AD5, } \\ & \text { AC5, } \\ & \text { AF6, } \\ & \text { AE6 } \end{aligned}$ | $\begin{aligned} & 3, \\ & 2, \\ & 1, \\ & 0 \end{aligned}$ |  | I/O ${ }^{\text {PU }}$ | UTOPIA Transmit Enable Bus (PHY side) Master Mode: output Slave Mode: input |

ABM-P PXF 4336 V1.1 Pin Descriptions

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :---: | :---: | :---: | :---: |
| AC4, <br> AF1, <br> AF2, <br> AF3 |  | $1 / O_{P D}$ | UTOPIA Transmit CLAV Bus (PHY side) Master Mode: input <br> Slave Mode: output |
| AD3 | UTXSOCD | $\mathrm{O}_{\text {PD }}$ | UTOPIA Transmit Start of Cell signal (PHY side) |
| AE1 | UTXCLKD | I | UTOPIA Transmit Clock signal (PHY side) |

2.3.4 UTOPIA Receive Interface Downstream (Master/Slave) (32 pins)

| AD24, AF26, AE26, AD26, AD25, AC26, AC25, AC24, AB26, AB25, AB24, AB23, AA26, AA25, AA23, Y26 | 15, <br> 14, <br> 13, <br> 12, <br> 11, <br> 10, <br> 9, <br> 8, <br> 7, <br> 6 , <br> 5, <br> 4, <br> 3, <br> 2 , <br> 1, |  | I | UTOPIA Receive Data Bus Downstream (from Backplane) |
| :---: | :---: | :---: | :---: | :---: |
| AF24 | URX | YD | $\mathrm{I}_{\text {PD }}$ | UTOPIA Receive Odd Parity of URXDATD(15:0) (Backplane side) |

ABM-P PXF 4336 V1.1 Pin Descriptions

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :---: | :---: | :---: | :---: |
| AE21, <br> AF21, <br> AC22, <br> AD22, <br> AE22 |  | $\mathrm{I} / \mathrm{O}_{\mathrm{PD}}$ | UTOPIA Receive Address Bus (Backplane side) Master Mode: output Slave Mode: input |
| $\begin{aligned} & \text { AE20, } \\ & \text { AF20, } \\ & \text { AC21, } \\ & \text { AD21 } \end{aligned}$ |  | I/OPU | UTOPIA Receive Enable Bus (Backplane side) Master Mode: output Slave Mode: input |
| $\begin{aligned} & \text { AF22, } \\ & \text { AD23, } \\ & \text { AE23, } \\ & \text { AF23 } \end{aligned}$ |  | $\mathrm{I} / \mathrm{O}_{\mathrm{PD}}$ | UTOPIA Receive CLAV Bus (Backplane side) Master Mode: input <br> Slave Mode: output |
| AF25 | URXSOCD | $\mathrm{I}_{\text {PD }}$ | UTOPIA Receive Start of Cell signal (Backplane side) |
| AE25 | URXCLKD | 1 | UTOPIA Receive Clock signal (Backplane side) |

ABM-P

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :--- | :--- | :--- | :--- |

### 2.3.5 UTOPIA Transmit Interface Upstream (Master/Slave) (32 pins)

| J26, <br> H23, <br> H24, <br> H25, <br> H26, <br> G23, <br> G24, <br> G25, <br> G26, <br> F23, <br> F24, <br> F25, <br> F26, <br> E23, <br> E24, <br> E25 | 15, <br> 14, <br> 13, <br> 12, <br> 11, <br> 10, <br> 9, <br> 8 , <br> 7, <br> 6 , <br> 5, <br> 4, <br> 3 , <br> 2 , <br> 1, |  | 0 | UTOPIA Transmit Data Bus Upstream (to Backplane) |
| :---: | :---: | :---: | :---: | :---: |
| D24 | UTX | YU | $\mathrm{O}_{\text {PD }}$ | UTOPIA Transmit Odd Parity of UTXDATU(15:0) (Backplane side) |
| D23, <br> A26, <br> A25, <br> A24, <br> B24 | $\begin{aligned} & 4, \\ & 3, \\ & 2, \\ & 1, \\ & 0 \end{aligned}$ |  | $1 / \mathrm{O}_{\text {PD }}$ | UTOPIA Transmit Address Bus (Backplane side) Master Mode: output Slave Mode: input |
| A23, <br> B23, <br> C23, <br> A22 | $\begin{aligned} & 3, \\ & 2, \\ & 1, \\ & 0 \end{aligned}$ |  | I/O ${ }^{\text {PU }}$ | UTOPIA Transmit Enable Bus (Backplane side) Master Mode: output Slave Mode: input |

ABM-P
PXF 4336 V1.1
Pin Descriptions
Table 2-1 Ball Definitions and Functions (cont'd)

| Ball No. | Symbol | Type | Function |
| :---: | :---: | :---: | :---: |
| C25, <br> C26, <br> B26, <br> B25 |  | $1 / O_{P D}$ | UTOPIA Transmit CLAV Bus (Backplane side) Master Mode: input <br> Slave Mode: output |
| D25 | UTXSOCU | $\mathrm{O}_{\text {PD }}$ | UTOPIA Transmit Start of Cell signal (Backplane side) |
| E26 | UTXCLKU | 1 | UTOPIA Transmit Clock signal (Backplane side) |

2.3.6 Microprocessor Interface (32 pins)

| N25 | RESET |  | I | ABM-P Reset |
| :---: | :---: | :---: | :---: | :---: |
| Y25, | 15, |  | I/O | Microprocessor Data Bus |
| Y24, | 14, |  |  |  |
| Y23, | 13, |  |  |  |
| W26, | 12, |  |  |  |
| W25, | 11, |  |  |  |
| W24, | 10, |  |  |  |
| W23, | 9, | if |  |  |
| V25, | 8, | $\stackrel{\rightharpoonup}{5}$ |  |  |
| V24, | 7, | $\stackrel{\square}{4}$ |  |  |
| V23, | 6, | $\frac{0}{5}$ |  |  |
| U26, | 5, |  |  |  |
| U25, | 4, |  |  |  |
| U24, | 3, |  |  |  |
| U23, | 2 , |  |  |  |
| T23, | 1, |  |  |  |
| T26 | 0 |  |  |  |

ABM-P PXF 4336 V1.1 Pin Descriptions

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball No. | Symbol | Type | Function |
| :---: | :---: | :---: | :---: |
| T25, <br> T24, <br> R26, <br> R25, <br> R24, <br> P23, <br> P26, <br> P25 |  | I | Microprocessor Address Bus |
| K24 | $\overline{\text { MPWR }}$ | 1 | $\overline{\mathrm{WR}}$ when MPMOD=0 (Intel Mode) <br> $\mathrm{R} / \overline{\mathrm{W}}$ when MPMOD=1 (Motorola Mode). |
| K23 | $\overline{\text { MPRD }}$ | I | $\overline{\mathrm{RD}}$ when MPMOD=0 (Intel Mode) $\overline{\mathrm{DS}}$ when MPMOD=1 (Motorola Mode). |
| J24 | $\overline{\text { MPCS }}$ | I | Chip Select from Microprocessor. |
| J23 | $\overline{\text { MPINT }}$ | O(oD) | Interrupt Request to Microprocessor. Open drain, needs external pull-up resistor. Interrupt pins of several devices can be wired-or together. |
| K26 | MPINTD | O(oD) | Interrupt Request DBA to Microprocessor. Open drain, needs external pull-up resistor. Interrupt pins of several devices can be wired-or together. <br> This interrupt signal is exclusively for DBA related events and thus associated to Register 121 "ISRDBA" on Page 366. |
| K25 | MPRDY | O(tri) | Ready Output to Microprocessor for read and write accesses. |
| J25 | MPMODE | $\mathrm{I}_{\text {PD }}$ | Intel/Motorola select: <br> 'L' Intel type processor <br> 'H' Motorola type processor |

ABM-P PXF 4336 V1.1 Pin Descriptions

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :--- | :--- | :--- | :--- |


| 2.3.7 | Cell St |  | pstream (50 pins) |
| :---: | :---: | :---: | :---: |
| C19, <br> D19, <br> A18, <br> B18, <br> D18, <br> A17, <br> B17, <br> C17, <br> D17, <br> D16, <br> A16, <br> B16, <br> C16, <br> A15, <br> B15, <br> D15, <br> C15, <br> D14, <br> A14, <br> B14, <br> C14, <br> C13, <br> B13, <br> A13, <br> D13, <br> D12, <br> C12, <br> B12, <br> C11, <br> B11, <br> A11, <br> D11 |  | I/O | Data Bus to Cell Storage RAM Upstream |
| D10 | CSRBAUO | 0 | Cell Storage RAM Bank Address 0 Upstream |

ABM-P PXF 4336 V1.1 Pin Descriptions

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :---: | :---: | :---: | :---: |
| C10 | CSRBAU1 | 0 | Cell Storage RAM Bank Address 1 Upstream |
| B10, <br> A10, <br> D9, <br> C9, <br> B9, <br> A9, <br> D8, <br> C8, <br> B8, <br> A8, <br> D7, <br> C7 |  | 0 | Address Bus of Cell Storage RAM Upstream |
| B7 | CSRCSU | 0 | Cell Storage RAM Upstream Chip Select |
| A7 | CSRRASU | 0 | Cell Storage RAM Upstream Row Address Strobe |
| D6 | CSRCASU | 0 | Cell Storage RAM Upstream Column Address Strobe |
| C6 | CSRWEU | 0 | Cell Storage RAM Upstream Write Enable |

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :--- | :--- | :--- | :--- |

### 2.3.8 Cell Storage RAM Downstream ( 50 pins)

| AD6, AC6, AF7, AE7, AD7, AC7, AF8, AD8, AC8, AF9, AE9, AD9, AC9, AF10, AD10, AC10, AC11, AF11, AE11, AD11, AF12, AC12, AD12, AC13, AF13, AE13, AD13, AD14, AF14, AC14, AC15, AD15 | 31, <br> 30, <br> 29, <br> 28, <br> 27, <br> 26, <br> 25, <br> 24, <br> 23 , <br> 22, <br> 21, <br> 20, <br> 19, <br> 18, <br> 17, <br> 16, <br> 15, <br> 14, <br> 13, <br> 12, <br> 11, <br> 10, <br> 9, <br> 8 , <br> 7, <br> 6 , <br> 5, <br> 4, <br> 3 , <br> 2, <br> 1, <br> 0 |  | I/O | Data Bus to Cell Storage RAM Downstream |
| :---: | :---: | :---: | :---: | :---: |
| AE15 | CSR |  | 0 | Cell Storage RAM Bank Address 0 Downstream |

ABM-P PXF 4336 V1.1 Pin Descriptions

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :---: | :---: | :---: | :---: |
| AF15 | CSRBAD1 | 0 | Cell Storage RAM Bank Address 1 Downstream |
| AD16, <br> AE16, <br> AF16, <br> AC16, <br> AC17, <br> AD17, <br> AE17, <br> AF17, <br> AC18, <br> AD18, <br> AE18, <br> AC19 |  | 0 | Address Bus of Cell Storage RAM Downstream |
| AD19 | CSRCSD | 0 | Cell Storage RAM Downstream Chip Select |
| AE19 | CSRRASD | 0 | Cell Storage RAM Downstream Row Address Strobe |
| AF19 | CSRCASD | 0 | Cell Storage RAM Downstream Column Address Strobe |
| AC20 | CSRWED | 0 | Cell Storage RAM Downstream Write Enable |

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :--- | :--- | :--- | :--- |

### 2.3.9 Common Up- and Downstream Cell Pointer RAM (42 pins)

| P2, <br> P1, <br> P4, <br> R4, <br> R3, <br> R2, <br> R1, <br> T3, <br> T2, <br> T1, <br> T4, <br> U4, <br> U3, <br> U2, <br> U1, <br> V4, <br> V3, <br> V1, <br> W4, <br> W3 | $\begin{aligned} & 19, \\ & 18, \\ & 17, \\ & 16, \\ & 15, \\ & 14, \\ & 13, \\ & 12, \\ & 11, \\ & 10, \\ & 9, \\ & 8, \\ & 7, \\ & 6, \\ & 5, \\ & 4, \\ & 3, \\ & 2, \\ & 1, \\ & 0 \end{aligned}$ |  | I/O | Data Bus to Cell Pointer RAM |
| :---: | :---: | :---: | :---: | :---: |

ABM-P
PXF 4336 V1.1
Pin Descriptions
Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :---: | :---: | :---: | :---: |
| J1, <br> J2, <br> J3, <br> J4, <br> K1, <br> K2, <br> K3, <br> K4, <br> L1, <br> L2, <br> L3, <br> M1, <br> M2, <br> M3, <br> M4, <br> N4, <br> N1, <br> N2, <br> N3 |  | 0 | Address Bus of Cell Pointer RAM |
| H4 | $\overline{\text { CPRADSC }}$ | 0 | Cell Pointer RAM Chip Select |
| H3 | $\overline{\text { CPRGW }}$ | 0 | Cell Pointer RAM Write Enable |
| H2 | $\overline{\text { CPROE }}$ | 0 | Cell Pointer RAM Output Enable |


| 2.3.10 |  |  | JTAG Boundary Scan (5 pins) |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
| A21 | TDI | $\mathrm{I}^{\mathrm{PU}}$ | Test Data Input. |  |  |
| D22 | TCK | $\mathrm{I}^{\mathrm{PU}}$ | Test Clock. |  |  |
| C22 | TMS | $\mathrm{I}^{\mathrm{PU}}$ | Test Mode Select. |  |  |
| B21 | TRST | $\mathrm{I}^{\mathrm{PU}}$ | Test Data Reset |  |  |
| B22 | TDO | O | Test Data Output <br> In normal operation, must not be connected. |  |  |

ABM-P PXF 4336 V1.1

Pin Descriptions
Table 2-1 Ball Definitions and Functions (cont'd)

| Ball <br> No. | Symbol | Type | Function |
| :--- | :--- | :--- | :--- |

2.3.11 SPI Interface (5 pins)

| B20 | SPICS | O | SPI Chip Select |
| :--- | :--- | :--- | :--- |
| C20 | SPICLK | O | SPI Clock |
| D20 | SPISO | O | SPI Serial Out |
| A19 | SPISI | I $_{\text {PD }}$ | SPI Serial In |
| B19 | IOPRAMSEL | I | IOP Code RAM Select <br> Must be connected to 'L'. |

2.3.12 QCI Interface (3 pins)

| L26 | QCITXDAT | O | QCI Transmit Data |
| :--- | :--- | :--- | :--- |
| L25 | QCITXCLK | I | QCI Clock |
| L23 | QCITXFRAME | I | QCI Transmit Frame Sync |


| 2.3.13 |  | Production Test (2 pin) |  |
| :--- | :--- | :--- | :--- |
| A20 | TSTERCCLK | $I_{\text {PD }}$ | For device test only, do not connect. <br> Must not be connected in normal operation. |
| C21 | EXTFREEZ | $I_{\text {PD }}$ | For device test only, do not connect. <br> Must not be connected in normal operation. |

2.3.14 Supply (74 VSS, 32 VDD33 and 14 VDD18 pins)

ABM-P PXF 4336 V1.1 Pin Descriptions

Table 2-1 Ball Definitions and Functions (cont'd)

| Ball No. | Symbol | Type | Function |
| :---: | :---: | :---: | :---: |
| E5, E6, E9, E10, E13, E14, E17, E18, E21, E22, F5, F22, J5, J22, K5, K22, L11, L12, L13, L14, L15, L16, M11, M12, M13, M14, M15, M16, N5, N11, N12, N13, N14, N15, N16, N22, P5, P11, P12, P13, P14, P15, P16, P22, R11, R12, R13, R14, R15, R16, T11, T12, T13, T14, T15, T16, U5, U22, V5, V22, AA5, AA22, AB5, AB6, $A B 9, A B 10, A B 13, A B 14, A B 17$, AB18, AB21, AB22 |  |  | VSS, Chip GND Supply <br> (All pins should be connected to the same level) |
| E7, E8, E11, E12, E15, E16, E19, E20, G5, G22, H5, H22, L5, L22, M5, M22, R5, R22, T5, T22, W5, W22, Y5, Y22, AB7, AB8, AB11, AB12, AB15, AB16, AB19, AB20 |  |  | VDD33, Chip 3.3 V Supply <br> (All pins should be connected to the same level) |
| B5, A12, C18, D26, R23, AA24, AD20, AE12, AE5, W2, P3, H1 |  |  | VDD18, Chip 1.8 V Supply <br> (All pins should be connected to the same level) |
| N23, M24 |  |  | VSS PLL, Chip GND Supply <br> (All pins should be connected to the same level) |
| N26, M23 |  |  | VDD18 PLL, Chip 1.8 V Supply <br> (All pins should be connected to the same level) |

### 2.3.15 Unconnected (13 pins)

| D3, L4, V2, AA1, AD1, AE8, AE10, | Unconnected pins. <br> AE14, AF18, AE24, AC23, V26, |
| :--- | :--- |
| It is recommended to leave these pins unconnected <br> C24 | on the board to guarantee board compatibility to <br> future device versions. |

Note: Total signal pins: 323; total power supply pins: 120.

ABM-P PXF 4336 V1.1

Functional Description

## 3 Functional Description

### 3.1 Block Diagrams

Figure 3-1 shows a typical sub-system integration scenario using the ABM-P. The memory configurations are examples and depend on the ABM-P operation modes and required queueing resources.


Figure 3-1 Sub-System Integration Diagram
Figure 3-2 shows a functional block diagram of the ABM-P. The function blocks are referenced and described in more detail in subsequent chapters.

ABM-P PXF 4336 V1. 1

Functional Description


Figure 3-2 Functional Block Diagram
Figure 3-3 shows a logical illustration of the ATM Buffer Manager (ABM-P) core for one direction.
Cells are assigned to queues in the Buffer Manager unit. The cell acceptance algorithm verifies that no thresholds are exceeded that are provided for queues, schedulers, traffic classes, as well as for the global buffer. Once accepted, a cell cannot be lost, but will be emitted at the respective UTOPIA Interface after some time (exception: queue has been disabled while cells are stored). Alternatively, cells can be received from the Microprocessor Interface via the AAL5 unit. In case of ABR connections, Resource Management (RM) cells are handled within the Enhanced Rate Control (ERC) unit. The demultiplexer forwards the cells to the respective queue associated with a scheduler which sorts them for transmission according to the programmed configuration. As part of the scheduling function, an optional Peak Rate Limiter and a Leaky-Bucket shaper are provided for the shaping of individual queues (connections).
The Queue Scheduler and the Buffer Manager are the key units for QoS provisioning in the ABM-P. The behavior of both units is described in subsequent chapters. The output multiplexer recombines the cell streams of all schedulers. Emitted cells are either forwarded to the UTOPIA Transmit Interface or to the AAL5 unit for extraction.


Figure 3-3 Logical Block Diagram (One Direction)

### 3.1.1 Throughput and Speedup

At a given clock frequency, applied to the ABM-P UTOPIA interfaces and the ABM-P core, the core is the limiting factor for throughput because it needs 32 clock cycles per cell as opposed to UTOPIA, which needs only $27+2$. The available speedup in the ABM-P relative to STM-4/OC12 transmission rates is shown in Table 3-4.
Table 3-4 Maximum ABM-P Throughput and Speedup

| Clock <br> Frequency | ABM-P core Throughput <br> [Mbit/s] <br> (53 Byte Cells) | Speedup relative to <br> STM-4/OC12 (599.04 Mbit/s) |
| :--- | :--- | :--- |
| $\mathbf{5 1 . 8 4}$ | 686.88 | 1.146 |
| 60 | 795 | 1.327 |

## ABM-P <br> PXF 4336 V1.1

## Functional Description

### 3.2 Functional Block Description

### 3.2.1 Cell Handler (Upstream/Downstream)

The Cell Handler (CH) units are responsible for the physical data flow of storing and retrieving cells to/from the respective Cell Storage RAM or insertion and extraction of Resource Management (RM) cells. Updates to the cell header section or to the cell contents in case of OAM-RM cells are also performed by the Cell Handler units.

### 3.2.2 Buffer Manager and Queue Scheduler (Overview)

The Buffer Manager (BM) unit is the central function of the ABM-P device and handles the logical data flows for upstream and downstream direction. It utilizes the Queue Scheduler to coordinate cell emission and a common Cell Pointer RAM (SSRAM) to administrate cell storage
Any cell entering the CH unit is reported to the BM unit running the cell acceptance algorithm. In a first step a cell is classified and associated to the logical resource entities connection, queue, traffic class and scheduler. As an exception Resource Management (RM) cells are extracted and forwarded to the ERC unit for further processing. Once all associated resources are determined, the BM runs the cell acceptance algorithm based on the current parameter sets. As a result of all threshold evaluations the cell is either discarded or accepted and related counters are updated accordingly. Non-empty queues are reported to the Queue Scheduler (QS) unit to be scheduled by the associated calendar. In return the QS unit reports queues to the Buffer Manager that are due for cell transmission in the current cell slot. Upon a cell emit request for a specific queue the BM either requests the Cell Handler to retrieve and transmit the next cell or to insert an RM cell as prepared by the ERC unit.

Since the BM and QS units are the central functions of the ABM-P device they are described in more detail in chapter "Buffer Manager and Queue Scheduler Details" on Page 64.

### 3.2.3 Enhanced Rate Control Unit Overview

The Enhanced Rate Control (ERC) unit interfaces to the BM and the CH units for RM cell insertion and extraction. It controls the following functions on a per connection basis:

- ABR-VS/VD: Processing of RM cells, related state machines and rate adjustment
- ABR-ER: Rate calculation and RM cell processing (and adjustment in case of RSC)

The ERC unit is described in more detail in section "ERC Unit Functional Overview" on Page 110

## ABM-P PXF 4336 V1.1

## Functional Description

### 3.2.4 AAL5 Assistant

The AAL5 Assistant unit allows insertion and extraction of AAL5 segmented packets from and towards the Microprocessor Interface. Supported by the corresponding software driver, the unit implements an "in-line" SAR function, i.e. one packet is processed at any time by an SAR function. However, upstream and downstream flow as well as extraction and insertion are independent functions that may be operationally interleaved.

For extraction, a Scheduler Block must be associated to the AAL5 Assistant unit and each queue assigned to this scheduler block must be assigned to a VC-merge group to guarantee that complete packets are forwarded to the AAL5 Assistant unit. The scheduler block rates can be adjusted according to the microprocessor interface bandwidth or the intended CPU load. However, the CPU may extract the payload chunks at a lower rate which will result in internal scheduler block backpressure. No data loss will occur in that case. The CPU reads consecutive bytes from the cell's payload chunks that can be re-assembled immediately in the host memory while the AAL5 Assistant unit checks the AAL5 trailer. The section "AAL5 Packet Extraction" on Page 156 provides programming details.
Refer to "Scheduler Configuration Table Integer Transfer Registers" on Page 306 for the assignment of scheduler blocks to the AAL5 Assistant and the programming of their rates.

For insertion, the CPU prepares the ATM cell header for the following packet and writes packet payload chunks to the AAL5 Assistant unit which will generate the cells and the AAL5 trailer for automatic completion of the last cell of the packet. Internally, the cells are forwarded to either the downstream or upstream Cell Handler and processed in the same way as cells received by an UTOPIA receive interface.
The section "AAL5 Packet Insertion" on Page 156 provides the details.

### 3.2.5 Internal Address Reduction Unit

The ABM-P requires an internal 16-bit Local Connection Identifier (LCI) to address its resources. Two basic cell addressing schemes are supported to extract/generate an LCl from the cell header:

- LCI Mapping Modes

An external device generates an LCI and maps it into the ATM cell header. Three different mapping modes are supported by the ABM-P.
The LCI mapping modes are described as part of the UTOPIA interface description in chapters "UTOPIA L2 Interfaces (PHY side)" on Page 159 and "UTOPIA L2 Interface (Backplane side)" on Page 169.

- Internal Address Reduction Mode The ABM-P generates its own internal LCl as a programmable combination of the cell


## Functional Description

header fields VPI, VCI and the Port Number (PN). The port number is taken either from the UTOPIA port number or the UDF1 cell header byte.

## Internal Address Reduction

Two parameters in Register 127 "MODE2" on Page 377 determine the building function of the internal LCI value:

- PNUM(2:0)

Determines the number of bits taken from the port number field.

- MNUM(3:0)

Determines the VCI and VPI ranges depending on the cell header VPI value.
Two translation functions are effective, depending on the cell header $\operatorname{VPI}(11: 0)$ value compared to the configured parameter MNUM.
In the first case

$$
\operatorname{VPI}(11,0)<2^{x}-1 \text {; with }\left\{\begin{array}{lll}
x=16-\text { MNUM } & \text { for } & \text { MNUM }>0 \\
x=0 & \text { for } & \text { MNUM }=0
\end{array}\right\}
$$

the LCl is built by $\{\mathrm{VPI}, \mathrm{VCI}, \mathrm{PN}\}$ values whereas the VCI range is given by (MNUM - PNUM) bits and the VPI range is given by ( $16-\mathrm{MNUM}$ ) bits.
Note: Programming MNUM(3:0) $=0$ is interpreted as decimal 16.
The following tables provide the possible LCI building patterns for all allowed PNUM and MNUM configurations. The resulting LCl is internally treated in the same way as in the LCl cell header mapping modes, i.e. the two MSBs are checked against the quarter segment configuration that allows for cascading of up to four ABM-P devices.
Note: VPI and VCI cell header field positions that are not mapped into the LCI are checked against ' 0 '. A mismatch is treated as 'invalid LCl' and the cell is discarded.

ABM-P PXF 4336 V1.1

Functional Description


Figure 3-5 LCI Building Patterns

## Functional Description

In the second case

$$
\operatorname{VPI}(11,0) \geq 2^{x}-1 ; \text { with }\left\{\begin{array}{lll}
x=16-\text { MNUM } & \text { for } & \text { MNUM }>0 \\
x=0 & \text { for } & \text { MNUM }=0
\end{array}\right\}
$$

the LCI is built by $\{\mathrm{VPI}, \mathrm{PN}\}$ values only whereas the VPI range is given by MNUM bits.
Note: Programming MNUM(3:0) $=0$ is interpreted as decimal 16.
The following tables provide the possible LCI building patterns for all PNUM and MNUM configurations. The resulting LCI is internally treated in the same way as in the LCl cell header mapping modes, i.e. the two MSBs are checked against the quarter segment configuration that allows for cascading of up to four ABM-P devices.
Note: VPI cell header field positions that are not mapped into the LCI are checked against ' 0 '. A mismatch is treated as 'invalid LCl ' and the cell is discarded.
Note: When QS check is enabled (for cascaded ABM-Ps), the transparent VPCs are handled by the ABM-P with QS=11b. See Register 127 "MODE2" on Page 377.

Functional Description


Figure 3-6 LCI Building Patterns (VPI only)

## ABM-P PXF 4336 V1.1

## Functional Description

### 3.2.6 Queue Congestion Indication Unit

Some system implementations are based on in-system flow control mechanisms that require congestion indication information from the downstream queues on a per queue basis (i.e. typically per connection). As an example, a traffic management optimized IP over ATM implementation requires a control link between the ATM traffic management and the packet scheduling unit.
Queue status information (e.g. the queue length) can generally be obtained by reading the Queue Configuration Table (QCT). For a large number of queues (e.g. 8k) and typical time constraints of control loop mechanisms, a software based queue monitoring is not feasible.

The Queue Congestion Indication interface (QCI) is a serial interface providing a bitpattern with queue-specific threshold exceed information. Each bit represents the queue number corresponding to the bit position. A ' 1 ' means congestion, i.e. the queue-specific threshold is currently exceeded. The bit-pattern is generated with minimum HDLC framing and can be limited to 1024, 2048, 4096 or 8192 bits payload, depending on the number of queues that need to be monitored.

Global configuration of the QCI unit is performed in register "DQCIC" on Page 229. The queue specific thresholds are programmed in table QCIT via transfer register "QCIT" on Page 287.

### 3.2.7 Clocking System

The clocking system of the ABM-P distinguishes the core clock, the ERC clock, and the UTOPIA Interfaces whereas each UTOPIA Interface and direction (transmit/receive) is clocked independently, as shown in Figure 3-7.

The ERC clock can be derived internally from either the SYSCLK signal or the internal core clock. Programmable DPLLs allow for a wide range of external clocks to derive the required core clocks.
In addition to the major clock domains, the serial QCI Interface is also clocked independently.

ABM-P PXF 4336 V1.1

Functional Description

### 3.2.7.1 Clocking System Overview



Figure 3-7 Clocking System Overview

### 3.2.7.2 DPLL Programming

DPLL1 and DPLL2 are identical function blocks with identical programming interfaces. The DPLL features two factors programmed by parameters $\mathbf{m}$ and $\mathbf{n}$ in register "PLL1CONF" on Page 341 and "PLL2CONF" on Page 343 respectively:

$$
f_{1}=f_{i n} /(m+1) \quad ; \quad f_{2}=f_{i n} \times \frac{n+1}{m+1}
$$



Figure 3-8 DPLL Structure
The division factor determined by $\mathbf{m}$ must be chosen such that intermediate frequency $f_{1}$ is in the range $2 . .15 \mathrm{MHz}$ based on the input frequency at signal 'SYSCLK'.
The multiplication factor determined by $\mathbf{n}$ must be chosen such that intermediate frequency $f_{2}$ is equal or twice the final value in case of DPLL2 and twice or four times the final value in case of DPLL1.
Finally, the division by the two factors $\left(\mathrm{f}_{1}, \mathrm{f}_{2}\right)$ may be enabled in case of DPLL2 and one or two divisions by the two factors ( $\mathrm{f}_{1}, \mathrm{f}_{2}$ ) may be enabled in case of DPLL1 to achieve the final clock frequency.
When choosing the factors $\mathbf{m}$ and $\mathbf{n}$, two conditions must be met:

- $n=1 . .24$ : $f_{1}$ must be in a range of $5 . .15 \mathrm{MHz}$
$n=25 . .63$ : $f_{1}$ must be in a range of $2 . .6 \mathrm{MHz}$
- $f_{2}$ must be in a range of 100 to 200 MHz


### 3.2.7.3 Programming Example

The following numbers are assumed for this example:

- ABM-P internal core clock: 52 MHz
- ABM-P ERC clock: 60 MHz
- Clock supply: 52 MHz at signal SYSCLK

ABM-P
PXF 4336 V1.1

## Functional Description

In this example, signal SYSCLKSEL must be connected to $\mathrm{V}_{S S}$ to connect the internal core clock to the DPLL1 output. Signal ERCCLKSEL must be connected to $\mathrm{V}_{\mathrm{SS}}$ to connect the alternative ERC clock to the DPLL2 output. Signal ERCFREQSEL must be connected to $\mathrm{V}_{\mathrm{DD}}$ to connect the internal ERC core clock to the alternative ERC clock (which is DPLL2 output in this example). (Please refer to Figure 3-7)

## DPLL1 Programming

A reasonable value for parameter M1 in register "PLL1CONF" on Page 341 is M1 = 12 which results in
$\mathrm{f}_{1}=52 \mathrm{MHz} /(12+1)=4 \mathrm{MHz}$.
Now a possible value for parameter N1 is $\mathrm{N} 1=25$ which results in
$\mathrm{f}_{2}=4 \mathrm{MHz}$ * $(25+1)=104 \mathrm{MHz}$.
To achieve the 52 MHz core clock division factor 1 shall be enabled.
Thus, for this example the value $3 B 19_{\mathrm{H}}$ must be programmed to register PLL1CONF.
The conditions given above are met because $f_{1}=4 \mathrm{MHz}$ is in the range of $2 . .6 \mathrm{MHz}$ $(n=25)$ and $f_{2}=104 \mathrm{MHz}$ is between 100 and 200 MHz .
Note: Multiple combinations of parameters are possible to achieve a 52 MHz clock in this example.

## DPLL2 Programming

A reasonable value for parameter M2 in register "PLL2CONF" on Page 343 is M2 = 12 which results in
$\mathrm{f}_{1}=52 \mathrm{MHz} /(12+1)=4 \mathrm{MHz}$.
Now a possible value for parameter N 2 is $\mathrm{N} 2=29$ which results in
$\mathrm{f}_{2}=4 \mathrm{MHz}$ * $(29+1)=120 \mathrm{MHz}$.
The division factor shall be enabled to maintain the 60 MHz clock frequency.
Thus for this example the value $3 B 1 D_{H}$ must be programmed to register PLL2CONF.
The conditions given above are met because $f_{1}=4 \mathrm{MHz}$ is in the range of $2 . .6 \mathrm{MHz}$ ( $n=29$ ) and $f_{2}=120 \mathrm{MHz}$ is between 100 and 200 MHz .
Note: Multiple combinations of parameters are possible to achieve a 60 MHz clock in this example.

### 3.2.7.4 Initialization Phase

After power-on reset, both DPLLs are in bypass mode which means that signal 'SYSCLK' is directly feeding the internal core clock and internal ERC core clock. After basic configuration of at least the DPLL configuration registers, the bypass can be disabled which will make a glitch-free adjustment of the internal clocks to the selected frequency.

## ABM-P PXF 4336 V1.1

 Functional Description
### 3.2.8 Reset System

The ABM-P provides three different reset sources, as shown in Figure 3-9. The hardware signal RESET affects the entire device. The self-clearing software reset bit 'SWRES' in register "MODE1" on Page 373 also affects the entire device. The software reset bit 'ERCSWRES' in register "MODE1" on Page 373 affects only the ERC unit. This bit is not self-clearing and allows the entire ERC unit to be kept in reset state while the rest of the device is working.
Hardware reset as well as software reset bit 'SWRES’ completely initialize the device into power-on reset state.


Figure 3-9 Reset System Overview
Note: Initialization of external and internal RAM must be started by software via command bits 'INITRAM' and 'INITSDRAM' in register "MODE1" on Page 373 following the device reset.

ABM-P PXF 4336 V1. 1

### 3.3 System Integration

The ABM-P has two operational modes: Bi-directional mode and Uni-directional mode. The directional terminology for the modes refers to the usage of the ABM-P cores, not to the connections. The connections are bi-directional in all cases. In Bi-directional mode, one ABM-P core is used exclusively for the cells of a connection in the upstream direction and the other core exclusively handles cells of the same connection in the downstream direction. In Uni-directional mode, only one core always will be used to handle the cells of a connection both in up- and downstream direction. The two basic applications for these modes are the switch port line card application and the miniswitch, respectively.
On a typical switch port line card, both the upstream and downstream cell flow pass through the same ABM-P device. One ABM-P core is used for each direction as shown in Figure 3-10


Figure 3-10 ABM-P in Bi-directional Mode
The ABM-P assumes that all connections are set up bi-directionally with the same Local Connection Identifier (LCI) in both directions. In the Infineon ATM chip set environment, the LCI is provided by the PXB 4350 E ALP and contains VPI, VCI, and PHY information. If the ABM-P is not used with the ALP, it can extract the LCI from VPI or VCI fields or generate the LCI by using the internal Address Reduction Circuit (ARC).
In a mini-switch application, the total throughput at 51.84 MHz is $687 \mathrm{Mbit} / \mathrm{s}$. Only the UTOPIA Receive and Transmit interfaces at the PHY-side are active. Both ABM-P cores are selected from the multiplexer options shown in Figure 3-11. Each cell is forwarded to both ABM-P cores and the LCI table entry for the connection determines which of the
two cores accepts the cell. The other core ignores it. Thus, each cell is stored and queued in one of the two cores. The cell streams of both cores are multiplexed together at the output. In normal operation, the schedulers are programmed such that the sum of all output rates does not exceed the maximum rate supported by the UTOPIA transmit interface. However, bandwidth overbooking of the interface is also possible, resulting in backpressure towards the respective ABM-P core.


Figure 3-11 ABM-P in Uni-directional Mode Using both Cores
If the resources of one core are sufficient, the downstream core can be deactivated (see Figure 3-12). This reduces power consumption and allows omission of the external downstream SDRAM. It also permits the SSRAM to be smaller (see below).

## ABM-P PXF 4336 V1.1

Functional Description


Figure 3-12 ABM-P in Uni-directional Mode Using one Core

### 3.3.1 LCI Translation in Mini-Switch Configurations

In Uni-directional applications, the ABM-P can be programmed to make a minimum header translation. This is necessary in a Mini-Switch configuration as both the forward and backward direction of a connection traverse the devices in the same direction. The OAM functions in the Infineon ALP (PXB 4350) or AOP (PXB 4340) devices need the same LCl for forward and backward direction of a connection.
This is clarified by the example shown in Figure 3-13 in which a connection is set up from $\mathrm{PHY}_{1}$ to $\mathrm{PHY}_{2}$. VPI/ $\mathrm{VCl}_{1}$ is the identifier on the transmission line where $\mathrm{PHY}_{1}$ is connected. The terminal sends ATM cells with this identifier and expects cells in the backward direction from $\mathrm{PHY}_{2}$ with the same identifier. The ALP in the upstream direction translates $\mathrm{VPI} / \mathrm{VCl}_{1}$ into $\mathrm{LCl}_{1}$, the unique local identifier for this connection in the upstream direction. Similarly, for the backward connection from $\mathrm{PHY}_{2}$ to $\mathrm{PHY}_{1}$, the ALP receives ATM cells from $\mathrm{PHY}_{2}$ with the identifier $\mathrm{VPI} / \mathrm{VCl}_{2}$ and translates them into $\mathrm{LCl}_{2}$.

ABM-P PXF 4336 V1. 1

Functional Description


Figure 3-13 Connection Identifiers in Mini-Switch Configuration
For minimum complexity, the header translation of the ABM-P is done by inverting the Least Significant Bit (LSB) of the LCI. This measure divides the available LCI range into two parts: odd LCl values for forward connections and even LCl values for backward connections (or vice-versa). That is, it reduces the available number of connection identifiers to 8192, because two LCI values are used per connection.
This is not a restriction in the case of arbitrary address reduction modes as, for example, when the ALP chip is used with the CAME chip (PXB 4360), as ATM connections are always set up bi-directionally with the same VPI/VCI in both directions of a link.
Refer to Register 126 "MODE1" on Page 373 for the configuration of the bi-directional and uni-directional mode, the enabling of the LCl toggling, as well as the deactivation of the downstream core.
Note: In case of fixed address reduction, as, for example, when using the ALP with the built-in Address Reduction Circuit (ARC), the usable LCI range may be seriously restricted, depending on the PHY configuration.

ABM-P PXF 4336 V1.1

## Functional Description

### 3.4 Buffer Manager and Queue Scheduler Details

This section provides more detailed information about buffering (cell acceptance) and scheduling (cell emission) functions.


Figure 3-14 Cell Acceptance and Scheduling

ABM-P PXF 4336 V1.1

Functional Description

### 3.4.1 Buffer Manager

### 3.4.1.1 Functional Overview

The basic function of the Buffer Manager (BM) is to decide whether an arriving cell is granted access to the shared buffer or is discarded. This is done by running the Cell Acceptance Algorithm (CAA) (see Chapter 3.4.1.7). The buffer manager tables accessed by the CAA are summarized in Figure 3-15.


## Figure 3-15 Buffer Manager Tables

More generally, the buffer manager allocates the buffer resources needed to fulfill the specific service guarantees of individual connections.
In a first step when receiving a cell, the Local Connection Identifier (LCI) that was previously assigned by the Header Translation (see Figure 3-13), is mapped to a corresponding Queue Identifier (QID). The QID represents the logical queue in which the cell will be stored upon acceptance and serves as an index for subsequent table lookups. In particular, the Scheduler Block and the Traffic Class of the received cell is identified with the Scheduler Block Identifier (SBID) and the Traffic Class Identifier (TCID) respectively.
With any incoming cell, the Cell Acceptance Algorithm (CAA) can access the current buffer status information containing counters, thresholds and flags. Based on this data, the cell is either discarded or accepted. The respective counters are updated appropriately.

## Functional Description

Under normal operation conditions, once a cell is accepted by the CAA, it will be emitted at a time. The only reason for cell discard after cell acceptance is queue disabling. The cell itself is stored in the external cell store RAM. The logical queue is a linked list of pointers to the cell store RAM providing a FIFO ordering.

### 3.4.1.2 Logical Buffer Views

The ABM-P Cell Buffer is structured by the Buffer Manager into the following major logical views:

- Global Buffer,
- Logical Queues,
- Scheduler Blocks,
- Traffic Classes.

Each view is characterized by attributes, state variables (e.g. occupancy counters), and programmable thresholds.

### 3.4.1.2.1 Global Buffer

A total amount of 262,140 cells can be stored per direction in the global cell buffer. Depending on the particular threshold configuration, global buffer space can be exclusively reserved or shared among different logical queues, scheduler blocks or traffic classes and the individual connections assigned to them.

### 3.4.1.2.2 Logical Queues

The concept of logical queues is implemented to provide isolation between connections or groups of connections sharing the global buffer. Strict per VC queueing is achieved by exclusively assigning connections to logical queues. However, it is also possible to assign more than one connection to a particular logical queue.
A total of 8192 logical queues is provided per direction, with QIDs ranging from 0 to 8191. QID 0 is reserved for the common real-time (CRT) bypass queue. It may be used for realtime traffic in case of an unstructured ABM-P output, as e.g. in input buffered switches and also for cascading multiple ABM-Ps. The common real-time bypass is programmed as a rate limited queue. Section 3.4.2.1 provides scheduling related details.

### 3.4.1.2.3 Scheduler Blocks

From a buffer manager perspective, Scheduler Blocks (SB) can be conceived as a grouping of logical queues sharing the bandwidth provided by the configured SB rate. Each logical queue, except the common real-time (CRT) bypass (QID=0), is unambiguously assigned to a scheduler block.
A total of 128 Scheduler Blocks is provided per direction.

## ABM-P PXF 4336 V1.1

## Functional Description

Scheduler Blocks are usually assigned to ports, logical channels, or limited terminated VPCs, providing the necessary rate adaptation. Section 3.4.3 provides the details.
SB occupancy thresholds are provided for buffer protection in case of SB overload.

### 3.4.1.2.4 Traffic Classes

The concept of traffic classes is introduced to provide a logical grouping of queues with common properties, defined by a set of parameters. Each logical queue is unambiguously assigned to a traffic class and inherits the thresholds and flags defined therein.
The Buffer Manager supports up to 16 distinct parameter sets for traffic classes in the Traffic Class Table (TCT). Each parameter set includes thresholds and flags as listed in Chapter 3.4.1.3.

Figure 3-16 shows the independent assignment connections to queues and of queues to traffic classes and schedulers.


Figure 3-16 Queue Assignment to Traffic Classes and Scheduler Blocks
Traffic classes are the principal buffer management concept for Quality of Service (QoS) differentiation. They are not pre-defined or fixed to the standard ATM service categories. This allows for configuration of generic or new services (e.g. DiffServ Per Hop Behaviors (PHB) as defined by the IETF). Along with the queue scheduler concept of scheduler blocks (see Section 3.4.2.2), a wide range of QoS objectives can be met.

## ABM-P PXF 4336 V1.1

## Functional Description

### 3.4.1.3 Threshold Classification

The different threshold types are listed in Table 3-17. In this section, each classification includes a short description.

### 3.4.1.3.1 Discard Thresholds

Discard thresholds are used by the Cell Acceptance Algorithm (see Chapter 3.4.1.7). The CAA is invoked every time a cell arrives and calculates a truth value from individual discard conditions

A discard condition is an expression involving thresholds, counters, flags, parameters, and state variables that renders a truth value as result. Several basic discard conditions can be combined to implement more advanced discard mechanisms (see Chapter 3.4.1.6).

## Basic Discard Conditions

The simplest discard condition is the comparison of an occupancy counter with a threshold. A common classification of discard conditions includes:

- Maximum

A discard condition is classified as Maximum Fill if it is independent of the CLP transparency flag or if the CLP transparency flag is set to 1 .

- CLP1

A discard condition is classified as CLP1 if it is dependent on the setting of the CLP transparency flag to 0 .

- Packet

A discard condition refers to a packet if it is dependent on the setting of EPDen $=1$ or PPDen $=1$.

A particular threshold can participate in several discard conditions. In the ABM-P, it is quite common to use a threshold in both maximum fill and packet discard conditions. Refer to Table 3-17.

## Discard Control Parameters

Besides the simple comparison of a threshold value to a counter, several flags and variables are combined to provide more complex discard conditions.

- CLP1DIS

CLP1 thresholds are only enabled if the number of CLP1 cells in the SB, counted by SBOccLP is greater or equal to CLP1DIS. To enable CLP1 thresholds unconditionally, this threshold must be set to 0 in Register 19 "CLP1DIS" on Page 218.

- MinBG

This queue-specific threshold disables discard when the QueueLength counter is lower than MinBG. The description of the minimum buffer guarantee in Section 3.4.1.6.4 provides the details.

## Functional Description

- DH

Delta Hysteresis is a traffic class specific factor applied to all maximum thresholds.
The description of the hysteresis mechanism in Section 3.4.1.6.5 provides the details.

### 3.4.1.3.2 Congestion Indication Thresholds

Congestion indication thresholds are provided to support external flow control algorithms.

- ABR Congestion Indication

Some thresholds are used to indicate congestion to ABR connections (ABRen='1') on a global buffer, scheduler and queue basis. By exceeding one or a combination of these thresholds EFCI bits of user cells and NI and CI bits of RM cells are set appropriately. NI is set in a slightly congested situation. NI and Cl are set in a heavy congested situation. Chapter 3.5.1 provides the details on the ABR support.

- SB Congestion Indication

If the scheduler low and high priority buffer occupation exceeds the respective thresholds the corresponding threshold crossing indication bits for these scheduler blocks are set to '1'. The indication is used for the support of dynamic bandwidth allocation (DBA) protocols. Chapter 3.4.1.8 provides the details on DBA support.

- Queue Congestion Indication

These per queue thresholds generate a queue specific congestion indication that is provided to the QCI interface and translated into a serial bit pattern to be processed by external devices (downstream only).

### 3.4.1.3.3 Backpressure Thresholds

- UTOPIA Backpressure Thresholds

These thresholds (four in upstream and four in downstream direction) are global thresholds with respect to the cell buffer fill level and result in backpressure of specific port groups of the respective UTOPIA receive interface.

### 3.4.1.4 Counter Classification

The ABM-P Buffer Manager contains the following counter types

- Occupancy Counters

These counters reflect the current buffer state and are basic elements in discard, congestion indication and backpressure mechanisms.

- Statistics Counters

These counters are used for measurements and statistics. Refer also to Chapter 3.4.1.9.

## Functional Description

### 3.4.1.5 Threshold and Occupancy Counter Overview

Table 3-17 summarizes thresholds and occupancy counters used by the Cell Acceptance Algorithm. The thresholds are grouped by logical buffer view. For each arriving cell, all conditions in this table are checked. Several thresholds may be exceeded at the same time. Therefore, the table is not a truth table.

Table 3-17 Threshold and Occupancy Counter Table

|  |  | Threshold | Related Occupancy Counter | Threshold Type |  | TCT3 <br> Control Flags |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | ¢ | 戔 | 呂 |  | ㄷ |  |  |  |
|  | Reg 16 | BufMax | BufferOcc | Maximum | 4 | x | x | x | x | n | x | $x$ | x |
|  |  |  |  | PPD | 4 | x | x | 1 | x | n | $x$ | x | 0/1 |
|  | тСто | BufMaxNg | BufferOccNg | Maximum | 1024 | x | x | x | x | y | x | x | 0/1 |
|  |  |  |  | PPD ${ }^{1)}$ | 1024 | x | x | 1 | x | n | $x$ | x | 0/1 |
|  | тСто | BufEPDNg | BufferOccNg | EPD | 1024 | x | 1 | x | 0 | n | $x$ | $x$ | 0/1 |
|  |  |  |  | GFR | 1024 | x | 1 | x | 1 | n | $x$ | x | 0/1 |
|  | TCT1 | BufCiCLP1 | BufferOccNg | CLP1 | 1024 | 0 | 0 | x | x | n | 0 | x | 1 |
|  |  |  |  | PPD | 1024 | 0 | 0 | 1 | x | n | 0 | x | 1 |
|  |  |  |  | EPD | 1024 | 0 | 1 | x | x | n | 0 | x | 1 |
|  |  |  |  | ABR CI | 1024 | 1 | $x$ | x | x | n | $x$ | x | 1/0 |
|  | Reg 21 | UBTHO | BufferOccNg | UTOPIA backpressure | 4 | X | $x$ | $x$ | x | n | $x$ | x | x |
|  | Reg 22 | UBTH1 |  |  | 4 | X | $x$ | x | x | n | $x$ | x | x |
|  | Reg 23 | UBTH2 |  |  | 4 | X | $x$ | $x$ | x | n | $x$ | x | x |
|  | Reg 24 | UBTH3 |  |  | 4 | x | x | x | x | n | x | x | x |

ABM-P
PXF 4336 V1.1
Functional Description
Table 3-17 Threshold and Occupancy Counter Table (cont'd)


## Functional Description

Note: The flags in columns "TCT3 enabling flags" indicate the traffic class settings required to make the threshold effective during cell acceptance algorithm for a cell (connection) determined to belong to that traffic class. An ' $x$ ' means don't care, i.e. the flag has no effect on the threshold. The same applies to flag "CLPT" which is a connection specific setting in the LCI table. The column "affected cells" indicates whether the threshold affects CLP0, CLP1 or all cells.

Note: The thresholds and counters shown above are available in both the upstream and the downstream ABM-P core. In case of registers, the variable name is prefixed with $U$ for upstream and $D$ for downstream in the register tables of Chapter 7.

### 3.4.1.6 Discard Mechanisms and Buffer Reservation

Each arriving cell is classified by determination of its QID, SBID, and TCID.
The discard mechanisms available in the ABM-P Buffer Manager are based on occupancy counters and the programmable thresholds described in Chapter 3.4.1.3 and Chapter 3.4.1.4.

### 3.4.1.6.1 Maximum Fill Discard

A maximum fill discard occurs if the cell counter exceeds the related maximum fill threshold at cell arrival.
The following maximum fill thresholds are available:
BufMax, and QueueLimit are determined by physical limits.
BufMaxNg, SBMax, TrafClassMax, QueueMax are configured per traffic class.

### 3.4.1.6.2 Selective CLP1 Discard

Selective discard is based on the CLP marking found in the arriving cells and is enabled by the CLP transparency flag (CLPT) stored per connection in the LCI table.
In cell discard mode, the mechanism triggers tail drop for CLP=1 cells only. In this mode, the mechanism is used to limit the buffer space provided for the non-guaranteed part of VBR.2/. 3 traffic.
In packet discard mode, the mechanism triggers EPD for CLP=1 frames only. According to the GFR conformance definition, a CLP1 frame is assumed when the first cell of the frame is a CLP1 cell. In this mode, the mechanism is used mainly for the GFR service. The following discard thresholds are available to control selective CLP1 discard:
BufCiCLP1, SBCiCLP1, QueueCiCLP1.
Note: There is no selective CLP1 discard threshold available for the traffic class view.

## ABM-P <br> PXF 4336 V1.1

Functional Description

### 3.4.1.6.3 Packet Discard

Packet discard mechanisms rely on the AAL5 End Of Packet (EOP) indication in the PTI field of the cell header. The ABM-P implements two packet discard mechanisms:

- Early Packet Discard (EPD)
- Partial Packet Discard (PPD).

Packet discard can be enabled individually per traffic class by setting the flags EPDen and PPDen in the TCT respectively. The dynamic status of an ongoing packet discard is stored per connection in the fields LastCellOfPacket, DiscardPacket and DiscardRestOfPacket in the LCI table.
Both mechanisms are provided to avoid or reduce the volume in the transmission of corrupted packets and therefore improve utilization of buffer and bandwidth resources.

## Early Packet Discard (EPD)

The Early Packet Discard (EPD) mechanism drops all cells of a packet if it decides to drop the first cell of that packet. In packet discard mode, if at cell arrival the related cell counter exceeds this threshold, and the flag LastCellOfPacket is enabled in the LCI table, indicating that the arriving cell is the first cell of a packet, then the cell is discarded and the flag DiscardPacket is enabled in the LCI table. All subsequently arriving cells of the packet are discarded without taking into consideration the cell counter.
EPD may only be applied to non real-time connections. The mechanism is enabled by the software configurable flag EPDen, specified per traffic class in the TCT.
The Buffer Manager attempts not to corrupt a packet, once it has accepted the first cell. This means that for EPDen=1, the maximum thresholds TrafClassMax, SBMax and QueueMax are disabled for the rest of the packet. Only the thresholds BufMax, BufMaxNg and QueueLimit can corrupt an accepted packet.

## Partial Packet Discard (PPD)

Under the rare circumstances described at the end of the previous section, it may happen that a cell is discarded from within a packet although the EPD algorithm has accepted it. In this case it is meaningful to discard also all following cells of the packet. However, the last cell of a partially discarded packet should be buffered if possible, since the reassemble mechanism at the receiver is triggered by the last cells of user data packets. This mechanism is referred to as Partial Packet Discard (PPD).
In packet discard mode, if at cell arrival the related cell counter exceeds this threshold, and the exceeding cell is not an end of packet or an OAM cell, then the cell is discarded and the flag DiscardRestOfPacket is enabled in the LCI table. All subsequently arriving cells of the packet, excluding the last cell of the packet, are discarded without taking into consideration the cell counter.

## Functional Description

PPD may only be applied to non real-time connections. The mechanism is enabled by the software configurable flag PPDen, specified per traffic class in the TCT.
Note: EPD/PPD functionality is offered by the ABM-P on a per VC basis. Hence, these functions can be supported also for connections sharing a queue.

Note: Cell discarding due to EPD and PPD does not apply to non-user cells, e.g. an OAM cell within a packet is not discarded.

## GFR Packet Discard

The EPD mechanism in combination with the flag GFRen is used to support the GFR service. GFR packet discard works only in conjunction with EPDen = 1 and discards only a well defined subset of the packets normally eligible for EPD.
In particular, when EPDen = 1 and GFRen = 1, a packet is discarded only if:
[(BufEPDNg or SBMax or TrafClassMax) and QueueMax] or
any of the EPD CLP1 thresholds is exceeded.
GFRen and PPDen are independent. GFRen has no influence on PPD and PPDen has no influence on GFR.

GFRen has no influence on the discard of CLP=1 frames. Therefore there is no difference between EPD and GFR packet discard regarding CLP=1 frames.

### 3.4.1.6.4 Minimum Buffer Reservation

A minimum buffer reservation is provided on a per queue basis by setting parameter MinBG. As long as the queue length has not reached this value, an incoming cell can be stored without further checks, except the queue threshold checks. When the MinBG limit is exceeded, the Cell Acceptance Algorithm checks if buffer space is available in the non guaranteed buffer space.

ABM-P PXF 4336 V1.1


Figure 3-18 Buffer Management with per Queue Minimum Buffer Reservation
For all traffic classes, the threshold BufMaxNg must be adjusted appropriately, such that, if $L Q$ is the set of logical queues allocated so far, then:


Although the ABM-P in principle has the knowledge of all programmed guaranteed minimum queue sizes, it does not perform the summation for complexity reasons.

Refer to Register 45 "QCT2" on Page 264 for the programming of minimum buffer reservation thresholds. If the condition in the formula above is not fulfilled, then error condition BCFGE occurs and is signalled in Register 115 "ISRU" on Page 356 or Register 116 "ISRD" on Page 359 respectively.

### 3.4.1.6.5 Hysteresis for Maximum Thresholds

Hysteresis is an optional feature for the maximum thresholds BufMaxNg, SBMax, TrafClassMax, and QueueMax in cell discard mode. Hysteresis means that cell discard starts when any of the maximum thresholds mentioned above (referred to as TH for convenience) is exceeded and continues until the level falls below a threshold TL that is considerably lower than TH.
A hysteresis control parameter $\mathrm{DH}_{\mathrm{i}}$ is provided per traffic class i . It is used to calculate the low threshold $\mathrm{TL}_{\mathrm{i}}$ from a given high threshold $\mathrm{TH}_{\mathrm{i}}$ according to:

## Functional Description

$\mathrm{TL}_{\mathrm{i}}=\mathrm{TH}_{\mathrm{i}}-\left(\mathrm{TH}_{\mathrm{i}} »\left[\mathrm{DH}_{\mathrm{i}}+1\right]\right)$, with $\mathrm{DH}_{\mathrm{i}}$ ranging from 1 to 7 .
$\mathrm{DH}_{\mathrm{i}}=0$ disables the feature. "DH" on Page 253 provides the programming details.
An example for the hysteresis mechanism is shown in Figure 3-19 below.
When TH is exceeded, a connection specific discard flag is set which is cleared again when the buffer fill falls below TL. This flag is used by the cell acceptance algorithm to differentiate between accept state and discard state.


## Figure 3-19 Buffer Threshold with Hysteresis

Hysteresis is not used with packet discard and CLP1 discard thresholds.
Hysteresis avoids oscillation effects when the buffer fill is just stable at a certain value and this value just coincides with a certain threshold. A stable buffer fill occurs when input and output flow of the buffer are equal. However, due to cell clumping effects the fill value will vary with a cell jitter in the range $10 . .100$ cells. The hysteresis threshold difference should be larger than the jitter.

### 3.4.1.7 Cell Acceptance Algorithm

The following pseudo-code provides the cell acceptance algorithm of the ABM-P based on the parameter set listed in Chapter 3.4.1.3.

### 3.4.1.7.1 Discard Conditions

/***** Basic Max/EPD conditions *******************************/

ABM-P PXF 4336 V1.1

## Functional Description



### 3.4.1.7.2 EPD Algorithm

Based on the variables set by the EPD support parts of the threshold exceed algorithm and queue specific variables, the EPD algorithm decides upon the acceptance of a packet.

| IF | LastCellofPacket AND UserToUserCell |  |
| :--- | :--- | :--- |
| THEN | IF | [(ExceedEpd OR ExceedMaxQueue) AND (GFRen = FALSE)] OR |
|  |  | (ExceedEpd AND ExceedMaxQueue) OR |


| Infineon <br> technologies |  |
| :---: | :---: |
|  | ExceedEpdCLP1 |
|  | THEN DiscardPacket = TRUE |
|  | ELSE DiscardPacket = FALSE |
| ELSE | Do nothing |
| IF | EPDen AND UserToUserCell AND DiscardPacket |
| THEN | CellAcceptedByEPD = FALSE |
| ELSE | CellAcceptedByEPD = TRUE |
| LastCellOfPacket = UserToUserCell AND EndOfPacket |  |

Functional Description

THEN DiscardPacket = TRUE ELSE DiscardPacket = FALSE
ELSE Do nothing

EPDen AND UserToUserCell AND DiscardPacket
THEN CellAcceptedByEPD = FALSE

LastCellOfPacket = UserToUserCell AND EndOfPacket

### 3.4.1.7.3 PPD Algorithm

If the PPD algorithm is applied, the last cell of a corrupted packet should be accepted.
\(\left.\begin{array}{ll}IF \& PPDen AND UserToUserCell AND EndOfPacket <br>

THEN \& DiscardRestOfPacket=FALSE\end{array}\right]\)|  |  |
| :--- | :--- |
| IF | PPDen AND UserToUserCell AND DiscardRestofPacket |
| THEN | CellAcceptedByPPD $=$ FALSE |
| ELSE | CellAcceptedByPPD $=$ TRUE |

### 3.4.1.7.4 Hysteresis Algorithm



### 3.4.1.7.5 Overall Cell Acceptance Algorithm

The overall decision whether an arriving cell is buffered is based on the results of the previous algorithms. The arriving cell can only be accepted if all algorithms would accept the cell and if buffer space is available. To obtain the overall decision whether a correctly received cell is finally buffered the following algorithm applies:

ABM-P
PXF 4336 V1.1

## Functional Description

```
IF (ExceedMaxBuffer = FALSE) AND
    (ExceedMaxQueueLimit = FALSE) AND
    (ExceedMaxNg = FALSE) AND
(ExceedCLP1 = FALSE) AND
(CellAcceptedByEPD = TRUE) AND
(CellAcceptedByPPD = TRUE) AND
(CellAcceptedByHyst = TRUE)
THEN BufferIncomingCell
ELSE DiscardIncomingCell
IF PPDen AND UserToUserCell AND (EndOfPacket = FALSE)
THEN DiscardRestOfPacket = TRUE
IF PPDen = FALSE AND UserToUserCell AND ExceedMaxNg
THEN DiscardRestOfPacket = TRUE
```


### 3.4.1.7.6 ABR Congestion Indication Support

```
ExceedCiGlobal = (BufferOccNg >= BufCiCLP1)
ExceedCiSB = [(SBOccNg >= SBCiCLP1) AND (QID != 0)]
ExceedCiQueue = (QueueLength >= QueueCiCLP1)
```

See Figure 4-9 for an example of threshold configuration.

### 3.4.1.8 SB Congestion Indication Mechanism

The SB congestion indication mechanism is provided to support external flow control based on Dynamic Bandwidth Allocation (DBA) algorithms. These algorithms allocate bandwidth in aggregates often referred to as pipes. Several pipes are assumed to compete for bandwidth on a shared resource bottleneck. The demand for bandwidth of each individual pipe is monitored and a corresponding share of the resource is dynamically allocated to the pipe. Several variants of this algorithm have been reported, supporting fairness and QoS requirements across the bottleneck. Examples of DBA applications are

- Internal flow control across switching fabrics in an input/output buffered switch
- Point-to-multipoint traffic aggregation, e.g. in an ATM Passive Optical Network (APON) scenario
In the context of the ABM-P, a pipe is implemented by a scheduler block. Remember that the SB rate can be changed flexibly, on the fly. In order to monitor the congestion in an SB, a set of four congestion indication thresholds have been defined per SB. The crossing of these thresholds is indicated in a bitmap which can be accessed externally.

ABM-P PXF 4336 V1.1

Functional Description
Refer to "Upstream/Downstream DBA Scheduler Block Threshold Register 1" on Page 231 for the configuration of the thresholds and "DTC Transfer Register" on Page 236 for the indication of threshold crossing status.

### 3.4.1.9 Statistical Counters

In addition to the occupancy counters, which may also be used for statistical purposes, the ABM-P device provides several dedicated counters for statistics purposes. These are summarized in Table 3-20:

Table 3-20 Statistical Counters

| $\begin{aligned} & \hline \text { en } \\ & \frac{0}{\lambda} \\ & \sum_{\infty}^{3} \end{aligned}$ |  | Name | $\frac{5}{\square}$ | Comment |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \stackrel{\rightharpoonup}{\Phi} \\ & \stackrel{\rightharpoonup}{\omega} \\ & \hline \end{aligned}$ | Reg 17 | UMAC/DMAC | 16 | Maximum buffer occupancy value since last readout |
|  | Reg 18 | UMIC/DMIC | 16 | Minimum buffer occupancy value since last readout |
|  | $\begin{aligned} & \text { TCT2 } \\ & \text { TCT3 } \end{aligned}$ | AcceptedCells/ Packets | 32 | Total transmitted cells or packets, selectable by flag SCNT |
|  | тСто | LostPackets/CLP1Cells | 16 | EPD discards or CLP1 discards |
|  | $\begin{aligned} & \text { TCT2 } \\ & \text { TCT3 } \end{aligned}$ | LostCellsTotal | 32 | Total cell discards |
|  | TCT1 | LostCellsBuffer | 4 | Global buffer overflow cell discards |
|  | TCT1 | LostCellsSB | 4 | Scheduler block overflow discards |
| $\infty$ | $\begin{array}{\|l\|l\|} \hline \text { SBOC0 } \\ \text { SBOC1 } \end{array}$ | SBOccLPd | 18 | Scheduler block CLP1 cell discards |

ABM-P PXF 4336 V1.1

Functional Description

### 3.4.2 Queue Scheduler

### 3.4.2.1 Functional Overview

The basic function of the hierarchical Queue Scheduler (QS) is to properly allocate cell transmission slots to scheduler blocks and within those to queues, enabling them to send buffered cells. Thereby, the QS allocates the bandwidth resources needed to fulfill the specific service guarantees of individual connections.
Internally, the QS functions are implemented by two basic building blocks: 128 identical scheduler blocks (SB) and a subsequent round robin scheduler (SBS) as depicted in Figure 3-21. In addition to these, a prioritized empty cell generator queue (for SDRAM refresh) and a Common Real-Time (CRT) queue which also has priority over the SBS, are provided. These two queues are assumed to be rate limited. Section 4.2.2.4 and Section 4.2.2.3 respectively provide the details on the programming of these queues.


Figure 3-21 Functional Structure of the Hierarchical Queue Scheduler

[^0]ABM-P
PXF 4336 V1.1
Functional Description

### 3.4.2.2 Scheduler Block

Each Scheduler Block (SB) is a cascade of two scheduling levels, a combination of Weighted Fair Queueing (WFQ) and Round Robin (RR) schedulers in the first stage, followed by a priority scheduler in the second stage as shown in Figure 3-22. An arbitrary number of queues from a maximum of 8191 can be assigned to each scheduler input at stage 1. (Queue 0 is reserved for the common real-time bypass).


Figure 3-22 Scheduler Block Structure
Scheduler Blocks are the principal queue scheduler concept for QoS differentiation. Together with the buffer manager concept of traffic classes, various QoS objectives can be met.

### 3.4.2.2.1 Priority Scheduler

The priority scheduler implemented in the scheduler block of the ABM-P has three priority levels. As long as there are buffered cells destined to pass at priority 1 , only these cells are served. Otherwise, buffered cells destined to pass at priority 2 are served. Only when there are neither priority 1 nor priority 2 cells buffered, then cells from priority 3 are allowed to pass. As a result the available bandwidth for priority 1 traffic is the total output bandwidth. The available bandwidth for priority 2 and priority 3 traffic is the leftover bandwidth from the next higher priority level respectively.
Chapter 4.2.2.7 provides the details on the mapping of queues to the 3 priority levels.

## ABM-P PXF 4336 V1.1

Functional Description

### 3.4.2.2.2 Round Robin Scheduler

The round robin scheduler keeps all of its input queues, which have cells to send in a FIFO structured list. The queue at the head of the list is allowed to send one cell and is then rescheduled at the end of the list. Thereby, the available bandwidth is divided equally among those queues which have cells to send.

### 3.4.2.2.3 Weighted Fair Queueing Scheduler

Rate guarantees for non real-time connections are achieved with the WFQ scheduler. The WFQ scheduler has an arbitrary number of input queues with a weight factor assigned to each of them. The absolute values of the weights are irrelevant, only the relative values count. See Chapter 4.2.2.7 for a discussion on appropriate selection of weight factors.
The WFQ scheduler has the following important properties:

- It is work conserving, i.e. the available bandwidth is always used completely as long as any of the attached queues has cells to send.
- It provides a fair distribution of the available bandwidth in proportion to the assigned weights under any load condition.
- It guarantees minimum rates to queues as long as the sum of the configured minimum rates fits into the available bandwidth.

The properties above make the WFQ scheduler particularly useful for bursty connections with start/stop behavior. The WFQ scheduler automatically deals with the varying load situations and always distributes the bandwidth according to the weight factors.


Figure 3-23 Behavior of Different Scheduler Types

## ABM-P

 PXF 4336 V1.1
## Functional Description

For a given arrival rate Figure 3-23 shows the repartition of the output rate. The priority scheduler simply cuts off the low priority traffic assumed in the white bar. The RR scheduler iteratively divides the output rate into equal shares among the active inputs. The WFQ scheduler divides the output rate in proportion to the assigned weights assumed to be proportional to the respective arrival rates.

### 3.4.2.3 Quality of Service Support

In the context of ATM service categories, it is useful to introduce the concept of guaranteed rate. This is the rate which the network must guarantee to the user in order to fulfill the QoS demands.
Table 3-24 Guaranteed Rates for each ATM Service Category

| ATM Service <br> Category | Guaranteed Rate | Comment |
| :--- | :--- | :--- |
| CBR | PCR |  |
| rt-VBR | SCR...PCR | Guaranteed rate is calculated with "effec- <br> tive bandwidth formulas" assuming small <br> buffers and taking into account statistical <br> multiplexing gain. |
| nrt-VBR | SCR |  |
| ABR | MCR | Guaranteed rate is delivered in complete <br> uncorrupted AAL5 frames. |
| GFR | MCR | Guaranteed rate is always > 0 with queue <br> connected to the WFQ scheduler, can be 0 <br> for arbitrary long times in low priority RR <br> scheduler. |
| UBR+ | none |  |
| UBR |  |  |

Mapping of connections to stage 1 schedulers depends on the ATM service category of the connection (also shown in Figure 3-22) as follows:

- Priority 1 RR: real-time connections (CBR, rt-VBR).
- Priority 2 WFQ: non real-time connections with guaranteed rate
(nrt-VBR, ABR, GFR, UBR+)
- Priority 3 RR: best effort connections UBR

An example of a scheduler with one priority 1 real-time queue (Queue 1) and nine priority 2 non-real-time queues (Queue 2 through Queue 10) is shown in Figure 3-25. Queue 1 is shared by a number of connections with different bit rates.

ABM-P PXF 4336 V1.1


Figure 3-25 Scheduler Behavior Example
The three columns in Figure 3-25 describe different conditions: The left column shows the scheduler load as seen from Connection Acceptance Control (CAC). New connections are accepted as long as their guaranteed rates fit the spare bandwidth of the scheduler. The center column shows the case in which all Queues $2 . .10$ are filled; that is, all non-real-time connections are sending data. The total non-real-time bandwidth, including the spare bandwidth, is then distributed to the 9 queues according to their weight. In this case, two weight factors are defined. Queue 6 has weight of 1 , others have weight of 10 . The right column shows the case of only three queues ( 6,7 and 9 ) filled; all other connections are not sending data at this time. Again, the available bandwidth is fairly distributed among the queues, still conserving the 1:10 ratio defined by their weights.
Notice that bandwidth of the real-time connections is not affected by bandwidth re-adjustments; but, remains constant over time under the assumption that real-time connections are constantly sending data. If, however, a real-time connection should not use its bandwidth, the bandwidth would be used immediately by the non-real-time connections. The behavior of the WFQ scheduler shown in Figure 3-25 for non-real-time connections has advantages for both the network operator and for the end user:

- The available bandwidth is always used completely, resulting in optimum usage of transmission resources.
- A user paying for a higher guaranteed rate also obtains higher throughput under all load conditions.


## ABM-P PXF 4336 V1.1

## Functional Description

### 3.4.2.4 Traffic Shaping

Traffic shaping is a mechanism that alters the characteristics of a cell stream in order to make better use of network resources or to enforce conformance to the negotiated traffic contract at an interface. Conformance is defined operationally in terms of a Generic Cell Rate Algorithm GCRA(T,tau) which specifies the upper limits, in terms of a given tolerance tau, for cells arriving in excess with respect to a given reference cell rate ( $1 / \mathrm{T}$ ). The ITU-T Recommendation I.371 [ 1 ] or the ATM Forum TM Specification 4.1 [ 2 ] provide the details.
A situation that is particularly prone to produce non-conforming traffic is congestion in a network. Figure 3-26 shows the need for shapers at the output of a congested network for nrt-VBR traffic. An nrt-VBR cell stream originally shaped to conformance by the terminal (1) traverses Network A, which exhibits burst level congestion. At the output of Network A the cell stream is accumulated into a single large burst, which by far exceeds even the Peak Cell Rate (PCR) of the original connection (2). It is no longer conforming to the traffic contract and therefore would not pass through the subsequent policer. Hence, at the output of Network A, an SCR shaper is enabled, which regenerates a conforming cell stream to match a given burst tolerance BT (3). This cell stream is accepted by the policer and traverses Network B which exhibits cell level congestion only. As a result PCR and SCR vary slightly due to the cell clumping effect (4). This Cell Delay Variation (CDV) is reduced to match a given tolerance (CDVT) by the PCR shaper at the output of Network B (5).


Figure 3-26 Shaping and Policing at Network Boundaries
Note that the outcome of Network B has a very different shape when compared to the input to Network A and to the outcome of Network A. Nevertheless, due to the shapers implied, the traffic is conforming on both the User-Network interface (UNI) and the subsequent Network-Network Interfaces (NNI).

## ABM-P PXF 4336 V1.1

## Functional Description

The ABM-P contains two basic shaping mechanisms, which can be activated per logical queue: PCR limitation and leaky bucket shaping. In particular it is possible to enable both mechanisms simultaneously on the same logical queue, a necessary feature to implement true VBR shaping as explained below.

### 3.4.2.4.1 PCR Limitation

For all logical queues a rate limitation can be enabled, which controls the peak cell rate (PCR) from this queue. In other words, cells from a PCR limited queue are always spaced by at least $\mathrm{TP}=1 / \mathrm{PCR}$ seconds. Cell clumping within the network is thereby eliminated. Traffic passing through a PCR limiter is conforming to any PCR traffic contract, since the tolerance of the PCR limiter is zero.

### 3.4.2.4.2 Leaky Bucket Shaping

A leaky bucket shaper controls a given sustainable cell rate (SCR) within the limits of a given Burst Tolerance (BT).
The Burst Tolerance and the SCR determine the Maximum Burst Size (MBS) (in cells) that may be transmitted at an arbitrary PCR according to the following formula (refer to [2]):

$$
\begin{equation*}
\text { MBS }=\left\lfloor 1+\frac{\mathrm{BT}}{\frac{1}{\mathrm{SCR}}-\frac{1}{\mathrm{PCR}}}\right\rfloor \quad \text { [cells] } \tag{1}
\end{equation*}
$$

Vice versa, when the MBS is received (via signalling), the corresponding BT can be calculated according to the following formula:

$$
\begin{equation*}
B T=(M B S-1) \cdot\left(\frac{1}{S C R}-\frac{1}{P C R}\right) \tag{s}
\end{equation*}
$$

In the ABM-P leaky bucket shaping can be enabled for up to 2048 PCR limited logical queues. In addition to the parameter TP = 1/PCR, the cell spacing for TS $=1 / \mathrm{SCR}$ and the burst tolerance tauS = BT must be specified.
Figure 3-27 shows the outcome of the ABM-P leaky bucket shaper under ideal conditions when loaded with a burst.

ABM-P PXF 4336 V1.1

Functional Description


Figure 3-27 Ideal ABM-P Shaper Output
The implementation of the combined shaper guarantees sending the MBS as fast as possible without exceeding the PCR
If several cell streams are shaped simultaneously, it may happen that cells from different shapers would have to be sent out at the same cell slot. If N cell streams are shaped, in rare cases, a cell may have to wait up to $\mathrm{N}-1$ cell cycles for transmission. This temporary loss of rate is compensated for by slightly stretching the burst in time.
The additional CDV introduced to the PCR by this effect is monitored. With parameter CDVMax an upper limit on the CDV than can occur without notice is programmed. If this value is exceeded, an interrupt is generated. "UCDV/DCDV" on Page 288 provides the details.
The difference between ideal and real shaper output is shown in Figure 3-28


Figure 3-28 Ideal and Real ABM-P Shaper Output

ABM-P PXF 4336 V1.1

## Functional Description

Table 3-29 summarizes the parameters needed for combined PCR and SCR shaping.
Table 3-29 Summary of VBR Shaping Parameters

| Parameter | Derived <br> from | Stored in <br> Table/ <br> Register | Range | Min. <br> Value | Max Value |
| :--- | :--- | :--- | :--- | :--- | :--- |
| TP | 1/PCR | AVT:TP | 16 bit | $\left.{ }^{*}\right)$ | 65471 |
| TS | 1/SCR | AVT:TS | 16 bit | $\left.{ }^{*}\right)$ | 65471 |
| tauS | MBS or <br> BT | AVT:tauS | 16 bit | 0 | 64511 |
| VBR2.3 |  | AVT:Config | 1 bit | 0 | 1 |
| CDVMax |  | UCDV/DCDV | 8 bit | 16 cell <br> cycles | $255 \times 16$ cell <br> cycles |

*) Refer to Table 4.2.2.5f for an explanation of shaper parameter ranges and granularities.

### 3.4.2.4.3 Shaping for VBR conformance

The standards define three conformance definitions for rt-VBR and nrt-VBR, referred to as VBR.1, VBR. 2 and VBR.3. Table 3-30 explains the differences between the three VBR conformance definitions in terms of the relevant cell stream: index $0+1$ denotes both CLP=0 and CLP=1 cells while index 0 denotes CLP=0 cells only.

Table 3-30 VBR Conformance Definitions

|  | PCR Conformance | SCR Conformance |
| :--- | :--- | :--- |
| VBR.1 | GCRA $\left(\mathrm{PCR}_{0+1}, \mathrm{CDVT}_{\text {PCR }}\right)$ | GCRA $\left(\mathrm{SCR}_{0+1}, \mathrm{BT}\right)$ |
| VBR.2 | GCRA $\left(\mathrm{PCR}_{0+1}, \mathrm{CDVT}_{P C R}\right)$ | GCRA $\left(\mathrm{SCR}_{0}, \mathrm{BT}\right)$ |
| VBR.3 | GCRA $\left(\mathrm{PCR}_{0+1}, \mathrm{CDVT}_{\text {PCR }}\right)$ | GCRA $\left(\mathrm{SCR}_{0}, \mathrm{BT}\right)$, <br> non conforming CLP=0 cells may be <br> tagged (CLP set to 1) |

Hence, from a shaping perspective, there is no difference between VBR. 2 and VBR. 3.
As a consequence, the leaky bucket shaper in the ABM-P is configurable on a per queue basis to shape either the CLP=0+1 cell stream (config parameter VBR2,3 = 0 ) or alternatively the CLP=0 cell stream only (config parameter VBR2,3 = 1). The PCR limiter always shapes the $C L P=0+1$ cell stream.

By enabling a Leaky Bucket Shaper with the parameters TP=1/PCR, TS=1/SCR, tau = BT and VBR2,3 = (011), the ABM-P can be used to produce conforming VBR traffic.

## Functional Description

Note that the PCR limiter does not make use of the tolerance $\mathrm{CDVT}_{\text {PCR }}$ where transmission at higher rates than PCR would be possible. However, $C_{D V T_{P C R}}$ is primarily intended to allow cell clumping and other networks artifacts, not to allow a higher rate. As mentioned earlier, this more rigid shaping does not violate PCR conformance.

### 3.4.2.4.4 Shaping for CBR conformance

In cases where simple PCR limitation is not sufficient for service categories that define a PCR conformance only, such as CBR, it is possible to use the leaky bucket shaper with parameters TS=1/PCR and tau=CDVT ${ }_{\text {PCR }}$. The parameter TP can be set to any suitable value to reflect higher allowed rates than PCR.

ABM-P PXF 4336 V1.1

Functional Description

### 3.4.2.5 VC-Merge and Dummy Queue

Any queue can be configured (mutually exclusive) to participate in a VC-merge group or as a 'dummy queue'. A detailed description of enabling/disabling those special queue functions is provided in the description of "Queue Configuration Table Transfer Registers QCTO..6" on Page 258.

### 3.4.2.5.1 VC-Merge

Several logical queues carrying AAL5 packets may be grouped together into one of a maximum of 128 merge groups. Functionally, a Packet Round-Robin (PRR) scheduler stage is inserted between the queues of the merge group and the first scheduling stage of the scheduler block. Whenever a complete packet is queued in a QID of a merge group, this QID is enabled to the PRR. The PRR schedules a QID to the SB until all cells of the current packet are transmitted. Then it switches to the next enabled QID.
Hence, viewed from the Scheduler Block, a merge group appears like a single queue with the additional benefit that the output VC maintains AAL5 packet boundaries. See Figure 3-31.


Figure 3-31 VC Merge Scheduling
Any queue can be configured to be member of one of the 128 merge groups in the QCT by setting 'RSall' = 0 in Register 44 "QCT1" on Page 261 and then setting 'MGconf/ DQsch' = 1 and 'MGID' to the desired merge group identifier in Register 45 "QCT2" on Page 264.
If the queue is the first queue of the merge group, then its QID must be written into field 'Head_Pointer' in Register 57 "MGT2" on Page 281.
Assigning a queue to a VC-merge group already enables the packet boundary aware scheduling of all queues within the same group.

## ABM-P PXF 4336 V1.1

## Functional Description

Optionally, the ATM cell header may be overwritten with a new value programmed in the MGT by setting 'LCIOen' = 1 and 'LCl' to the desired value in Register 57 "MGT2" on Page 281.
A queue is released from its VC-merge group by setting 'QIDvalid' = 0 in Register 44 "QCT1" on Page 261.

It is recommended to set the parameters of the individual queues in a merge group to equal values, reflecting the desired properties of the outgoing merged VC. In particular, the user must make sure that all queues of a merge group are assigned to the same SB.

Also, for the optional shaping of a merged VC, the shaping parameters TP, TS, tauS and Config must be specified for each of the logical queues of the merge group and should all be equal to the intended shaping parameters of the outgoing merged VC.
The VC-merge shaping mechanism works round robin on a per queue basis with the changing of the QID going on transparently behind the scene. Hence, viewed from the outgoing VC, there is no difference between a single queue VBR shaping and a merge queue VBR shaping. In particular, no cell slot is lost on the transition between queues.

### 3.4.2.5.2 Dummy Queue

A 'dummy queue' (in contrast to a normal queue) is always scheduled by the queue scheduler according to its associated rates and parameters, even though it does not contain stored cells. Scheduling a dummy queue results in an 'empty cell cycle' (no cell is emitted during this cycle).
Storing cells into a dummy queue is possible, but not recommended, since the cells are never emitted.
Dummy queues can be used for bandwidth reservation e.g. for subsequent multicast operation or any other cell insert/multiplier process.

A queue can be configured as a 'dummy queue' by setting 'DQac = 1 ' and 'RSall' = 1 in Register 44 "QCT1" on Page 261. This may only be done if 'MGconf/DQsch' = 0 in Register 45 "QCT2" on Page 264 and the queue is empty (QueueLength $=0$ ).

ABM-P PXF 4336 V1.1

Functional Description

### 3.4.3 Scheduler Block Usage

The ABM-P allows arbitrary assignment of connections to queues and of queues to scheduler blocks. A scheduler block can be assigned to any UTOPIA PHY. Usage of a scheduler differs in switch input (upstream) or output (downstream). For the Mini-Switch application the upstream case does not exist.

At a switch output, the scheduler blocks provide constant cell streams to fill the payloads of the PHYs. Either the entire cell stream of a PHY is provided or it is disassembled into several VPCs as shown in Figure 3-32. A VPC may contain both real-time and data connections. This is the case for a VPC which connects two corporate networks (virtual private networks), for example. The scheduler block concept has the advantage that data traffic is automatically adjusted after setup or teardown of a real-time connection. The output rate of a scheduler block in both applications is usually constant.
The scheduler blocks always react to UTOPIA backpressure or can be controlled completely by backpressure instead of shaping. All scheduler blocks whose physical outputs are asserting backpressure hold on serving. Scheduler blocks serving time slots which are lost due to temporary backpressure are maintained and served later, if possible. Therefore, the rate with some CDV will be maintained. The maximum number of stored time slots which can be configured is equal to the maximum burst possible for that port or path.


Figure 3-32 Scheduler Block Usage at Switch Output
At a switch input, each scheduler block is assigned to a switch output (Figure 3-33). A switch with $\mathbf{n}$ ports needs $\mathbf{n}^{2}$ scheduler blocks. The output rate of each scheduler block

ABM-P PXF 4336 V1.1

Functional Description
is re-adjusted continuously to obtain maximum switch throughput without overloading the switch port output rate. This principle is called Preemptive Congestion Control, that is, congestion due to overload is avoided.


Figure 3-33 Scheduler Block Usage at Switch Input
There are three options for scheduler block rate adjustment

- After each connection setup or trade-in (static bandwidth allocation)
- Dynamic bandwidth allocation using input scheduler buffer fill information to assign scheduler rates dynamically.
- Backpressure controlled.


### 3.4.4 Scheduler Block Scheduler (SBS)

The SBS performs a weighted round robin scheduling among the active SBs. As long as the sum of the configured SB rates is below the service rate of the SBS, each SB receives bandwidth up to the configured rate, depending on the load in the SB.
The SBS is said to be overbooked if the sum of the configured SB rates is above the service rate of the SBS. In this case, the SBS behaves like an RR scheduler for the overbooked SBs, which all receive an equal amount of bandwidth.

The SBS supports up to 128 Scheduler Blocks per direction. In addition to this, a common real-time bypass queue (with fixed QID $=0$ ) is supported.

## ABM-P <br> PXF 4336 V1.1

Functional Description

### 3.4.5 Supervision Functions

### 3.4.5.1 Cell Header Protection

To guarantee that the cell header is not corrupted by the external SDRAM, it is protected by an 8 -bit interleaved parity octet. It extends over the 5 -octet standard header including the UDF1 octet. The BIP-8 octet is calculated for all incoming cells and stored at the place of the UDF2 octet. When a cell is read out, the BIP-8 is calculated again and is compared with the stored BIP-8. In case of a mismatch, an 'BIP8ER' (Register 115: ISRU, Register 116: ISRD) interrupt is generated and the cell is discarded or not, depending on the configuration. cell header protection by BIP-8 can be disabled to achieve UDF2 transparency.

### 3.4.5.2 Cell Queue Supervision

The queueing of cells in the ABM-P is implemented mostly by pointers. To detect pointer errors, the number of the queue in which the cell is stored is appended to the cell in the external cell storage SDRAM. When the cell is read out later, the selected queue number is compared to the QID stored with the cell. In case of a mismatch, a 'BUFER4' (Register 115: ISRU, Register 116: ISRD) interrupt is generated. See also "Upstream/ Downstream Cell Flow Test Registers" on Page 194.

ABM-P PXF 4336 V1.1

Functional Description

### 3.5 Available Bit Rate Support

The support of the Available Bit Rate (ABR) service category is implemented in the Enhanced Rate Control (ERC) unit of the ABM-P.

### 3.5.1 ABR Service Description

Available Bit Rate (ABR) is the only ATM service category with dynamic adaptation of the transmission rate according to the currently available bandwidth. It uses an ATM layer control loop carrying special Resource Management (RM) cells to convey congestion and/or bandwidth information along a connection's path through the network. The RM cells are inserted in regular intervals by the source of a connection - usually the terminal. At the destination of the connection, the receiving terminal loops the RM cells back to the source. All the switches/bottlenecks on the way may update specific fields of the RM cells. Based on this information, the source reacts by adapting its transmission rate in a predefined and standardized way.
Refer to the ATM Forum Traffic Management Specification V4.1 [ 2 ] for a complete operational description of the ABR source, destination and switch behavior.
Figure 3-34 provides an overview of the cell flows in a bi-directional ABR connection with FRM denoting forward RM cells and BRM denoting backward RM cell flows. Note that both sides $A$ and $B$ of the ABR connection have both source and destination behavior.


Figure 3-34 User and RM Cell Flows of an ABR Connection
To summarize:

- Source behavior defines the rules for allowed cell rate (ACR) calculation and multiplexing of user cells, FRM cells and BRM cells.
- Destination behavior defines the rules for FRM cell turnaround.
- Switch behavior defines the rules for BRM cell update.

ABM-P PXF 4336 V1.1

## Functional Description

Source and destination behavior normally occur in terminals only, but there is an option to implement Virtual Source (VS) and Virtual Destination (VD) behavior in a switch, as described in more detail in Section 3.5.1.9.

An example of rate variation over time of an ABR connection is shown in Figure 3-35.


Figure 3-35 Source Behavior of an Explicit Rate controlled ABR Connection
Refer to Section 3.5.1.2 for an explanation of ACR, ICR and ADTF.
The instantaneous rate at which the source emits user cells must never exceed ACR, but may stay below it. Some special situations are identified in Figure 3-35 with numbers in circles. These are explained as follows:

1. The sending rate remains below ACR. The reason for this could be that the connection source has less than ACR data to send.
2. Same as 1 with the sending rate dropping below MCR.
3. The sender stops transmitting data. After some time the ACR is reduced to MCR.
4. After the time-out defined by ADTF the connection is allowed to start with ICR, i.e. ACR is set to ICR.
Normally RM cells are sent in-rate (within the limits of ACR). However, under well defined conditions, RM cells may be sent out-of-rate (in excess of ACR). Section 3.5.1.3 provides the details.

## ABM-P PXF 4336 V1.1

Functional Description

### 3.5.1.1 Example Network Configuration

Usually, the rate of an ABR connection is determined by the smallest bottleneck in the network leaving unused bandwidth in some of the links. This bandwidth can be used in turn by other ABR connections, leading to a very efficient overall usage of network resources.

In the example of Figure 3-36, five connections with different source and destination points are traversing four switches.
Assume the following scenario:
Connections 1 to 4 are active ABR connections and connection 5 is a high priority CBR connection which is initially inactive. The four ABR connections ramp up until the bandwidth of the common bottleneck in Switch 2 is used up.
At an instant in time, CBR connection 5 becomes active and as a result, ABR connection 4 experiences severe congestion at the common bottleneck in Switch 4. While connection 4 reduces its sending rate, the bandwidth it had previously used becomes available along its path. In particular, at the bottleneck in Switch 2 bandwidth becomes available which is claimed by the other ABR connections.


Figure 3-36 Example Network Configuration

### 3.5.1.2 ABR Parameters

Table 3-37 identifies the numerous parameters used to describe ABR service.

Table 3-37 ABR Parameters

| Parameter | ABM-P <br> Location | Default | Description |
| :--- | :--- | :--- | :--- |
| PCR <br> [cells/sec] | AVT-VS/VD <br> Table 3-53 | configure | Peak Cell Rate <br> The cell rate that may never be exceeded by <br> the source. After negotiation in the network, <br> the PCR is constant for each connection and <br> may be supervised by policing. |
| MCR <br> [cells/sec] | AVT-VS/VD <br> Table 3-53 <br> AVT-ER <br> Table 3-54 | configure | Minimum Cell Rate <br> The cell rate that the source may send at any <br> time. |
| [CR | AVT-VS/VD <br> Table 3-53 <br> TPi | configure | Inititial Cell Rate <br> The cell rate at which the source may send at <br> start time and after a long inactive time, <br> defined by the global constant ADTF (ACR <br> Decrease Time Factor). <br> To configure, see Section 3.5.1.9 |
| TBE |  | configure <br> in <br> connection <br> handler <br> SW | Transient Buffer Exposure <br> The number of cells the source may send <br> without receiving BRM cell feedback. Must be <br> adapted to match the buffer space allocated to <br> the VC in the first downstream switch. <br> Used in ICR and CRM calculation, see formula |
| in Section 3.5.1.9 |  |  |  |

ABM-P PXF 4336 V1.1

Table 3-37 ABR Parameters (cont'd)

| Parameter | ABM-P <br> Location | Default | Description |
| :--- | :--- | :--- | :--- |
| RDF | AVT-VS/VD <br> Table 3-53 | 1 | Rate Decrease Factor <br> Used in the ACR calculation for the relative <br> rate marking mechanism. <br> See Section 3.5.1.3.1 |
| Nrm <br> [cells] | ERC <br> Firmware <br> via Mailbox | 32 | Maximum number of cells (user and BRM) <br> between two in-rate FRM cells. <br> Configured globally in firmware (via mailbox) |
| Trm <br> [ms] | Register <br> ERCCONF1 | 100 | After Trm the next FRM cell is generated if at <br> least two in-rate cells (user or BRM) have <br> been sent. <br> Range x Granularity: (0..15) x 10 ms <br> Configured in global register ERCCONF1 |
| ADTF <br> [ms] | AVT-VS/VD <br> Table 3-53 | 500 | ACR Decrease Time Factor <br> Time-out of a connection; if no user cells are <br> received for this time the connection is <br> considered inactive and has to restart with <br> ICR. |
| Mrm | ERC <br> Firmware <br> Constant | 2 | Controls the bandwidth allocation between <br> RM cells and user cells. Minimum 2 user cells <br> must be transmitted between two consecutive <br> FRM cells. |
| TCR | ERC <br> Calculated | 10 | Tagged cell rate <br> Limits insertion rate of out-of-rate FRM cells. <br> Parameter unused, <br> TCR triggered by Trm time-out (ToT) |
| ccells/s] | ERC <br> Firmware <br> via Mailbox | $1 / 16$ | Cutoff Decrease Factor <br> Controls the decrease in ACR as a result of <br> CRM (see below) <br> Range 1/64 .. 1 |

ABM-P PXF 4336 V1.1

Functional Description
Table 3-37 ABR Parameters (cont'd)

| Parameter | ABM-P <br> Location | Default | Description |
| :--- | :--- | :--- | :--- |
| CRM | AVT-VS/VD <br> Table 3-53 | 32 | Missing RM cell count <br> Range $x$ Granularity: (0..63) x 16 cells |
| ACR | ERC <br> Calculated <br> in Firmware | MCR | Allowed Cell Rate <br> Is computed by the source according to the <br> rules 1, 2, 5, 6, 8 and 9 of section 5.10.4, <br> Source Behavior, of ATM Forum TM4.1 [ 2 ]. <br> The ACR is bounded upwards by the PCR and <br> downwards by the MCR. The ACR is included <br> in the forward RM cells (FRM) emitted by the <br> ABR source in the field CCR (current cell rate). |

### 3.5.1.3 Source Behavior Overview

### 3.5.1.3.1 ACR Calculation

The standardized source behavior defines several conditions under which the ACR must be recalculated.

## BRM Cell Receive

The BRM cells received by the ABR source carry the following congestion related information:

- CI Congestion Indication Bit is set in highly congested nodes
- NI No Increase Bit is set in moderately congested nodes
- ER Explicit Rate is calculated by nodes

Based on this information, the source performs the ACR calculation according to the algorithm shown in Figure 3-38:


Figure 3-38 ACR calculation at BRM Cell Receive

## FRM Cell Send

Before sending an FRM cell, the ABR source performs the algorithm in Figure 3-39:

ABM-P PXF 4336 V1.1

Functional Description


Figure 3-39 ACR calculation at FRM Cell Send

### 3.5.1.3.2 User Cell and RM Cell Multiplexing

The parameters Nrm and Mrm, together with source rule \#3 of the ATMF TM 4.1 specification [ 2 ], lead to the sequence of user and RM cells shown in Figure 3-41. This figure also explains the definition of in-rate and out-of-rate cells given inTable 3-40:

Table 3-40 In-rate and Out-of-rate Cells

| Cell type | User cells | FRM cells | BRM cells | CLP | Within ACR |
| :--- | :--- | :--- | :--- | :--- | :--- |
| In-rate | yes | yes | yes | 0 | yes |
| Out-of-rate | not allowed | yes | yes | 1 | no |

When the current cell inter arrival time T is very small compared to Trm , the cell sequence will be:

- One in-rate FRM cell
- Optionally, one in-rate BRM cell (if there is one to be turned around)
- 30 user cells ( 31 in case there is no BRM cell to be turned around)


## Functional Description

and the Trm time-out will never happen. If, however, only a few cell slots fit into the Trm interval, the time-out event will occur before 30 user cells have been transmitted.


Figure 3-41 RM and User Cell Sequence: General Case
The worst case that only one user cell is transmitted in each FRM cell cycle is shown in Figure 3-42, where the cell sequence is

- One in-rate FRM cell
- One in-rate BRM cell (if there is one to be turned around)
- 1 user cell


Figure 3-42 RM and User Cell Sequence: Worst Case
Note: Out-of-rate RM cells are not supported by first firmware version.

ABM-P PXF 4336 V1.1

Functional Description

### 3.5.1.4 ABR Mechanisms

ABR Mechanisms are classified depending on the way congestion information is conveyed to the ABR source and the way switches make use of the information contained in the RM cells passing through. Table 3-43 shows this classification with complexity increasing from top to bottom.

Table 3-43 ABR Mechanisms Supported in the ABM-P

| ABR Mechanism | Description | ABM | ABM-P |
| :--- | :--- | :--- | :--- |
| EFCI marking | Setting the PT bits in the user cell header to <br> "congestion experienced" | yes | yes |
| Relative Rate Marking | Setting CI and/or NI bits of forward or <br> backward RM cells to 1 (binary feedback) | yes | yes |
| Explicit Rate Marking | Updating the ER field of forward or <br> backward RM cells | no | yes |
| Reactive Switch <br> Control | Explicit rate marking and additional <br> reduction of the forward transmission rate in <br> switches to the ER in received BRM cells | no | yes |
| VS/VD control | Segmentation of the ABR control loop in a <br> switch by building a virtual source (VS) and <br> virtual destination (VD) | no | yes |

The implementation of the ABR mechanisms is mainly left to the manufacturer. It is implicitly stated that the switch should update the RM cells in such a way that no cell losses occur. The ABM-P supports all switch mechanisms mentioned above. The ABR control loop with the different ABR mechanisms is shown below for one direction.


Figure 3-44 ABR Mechanisms

## ABM-P <br> PXF 4336 V1.1

## Functional Description

### 3.5.1.5 EFCI Marking

The EFCI bit is carried in user data cells and supposed to be set in congested nodes. At the ABR destination the EFCI state is maintained in a status bit.
When the EFCI status bit is set and the destination turns around an RM cell, it sets $\mathrm{Cl}=1$ before sending the BRM and resets its EFCl status bit.
EFCI marking is a cheap way to enable ABR, because the node doesn't need to update BRM cells, however the control response is slow.
The ABM-P supports EFCI marking by setting the EFCI bit in outgoing data cells. The value of the EFCI bit is calculated by the Cell Acceptance Algorithm (see Section 3.4.1.7) as follows:
Outgoing EFCI = 1 if and only if incoming EFCI = 1 or threshold QueueCiCLP1 has been exceeded and either the last arrived cell has been discarded or one of the buffer management thresholds BufCiCLP1 or SBCiCLP1 has also been exceeded.

Since the ABM-P chip provides more advanced mechanisms, it is not recommended to rely solely on EFCI marking for ABR.

### 3.5.1.6 Relative Rate Marking

The Relative Rate Marking mechanism uses two bits in the RM cell to convey information about congested nodes: Congestion Indication (CI) and No Increase (NI).
The ABM-P supports Relative Rate Marking by calculating local values of Cl and NI in the Cell Acceptance Algorithm (see Section 3.4.1.7) and setting the outgoing Cl and NI as follows:
Outgoing $\mathrm{CI}=1$ if and only if incoming $\mathrm{CI}=1$ or threshold QueueCiCLP1 has been exceeded and either the last arrived cell has been discarded or one of the buffer management thresholds BufCiCLP1 or SBCiCLP1 has also been exceeded.
Outgoing $\mathrm{NI}=1$ if and only if incoming $\mathrm{NI}=1$ or threshold QueueCiCLP1 has been exceeded or either the last arrived cell has been discarded or one of the buffer management thresholds BufCiCLP1 or SBCiCLP1 has been exceeded.

### 3.5.1.7 Explicit Rate Marking

The Explicit Rate Marking mechanism uses the Explicit Rate (ER) field in the RM cells to convey an estimate for the appropriate source rate. By default, the BRM cells are used. Updating of FRM cells instead is optional.

The ABM-P supports Explicit Rate Marking by calculating a local ER in the ERC unit (see Section 3.5.2) depending on a measurement of the current emitted cell rate (CCR) and the current logical queue length of the ABR connection and updating the outgoing ER field of BRM cells as: outgoing ER = min(incoming ER, local ER). The updating is only enabled when the TCT parameter ABRen is set to 1 .

ABM-P
PXF 4336 V1.1

## Functional Description

The algorithm is designed to control the queue length around a given operating point, which can be chosen with parameter QLO (see Table 3-55) to be one of 256, 512, 1024, 2048 cells.

### 3.5.1.8 Reactive Switch Control

Reactive Switch Control (RSC) is an extension to the Explicit Rate Marking mechanism. A switch with RSC behavior enabled is intended to adjust connection specific rates to not exceed the current explicit rate value from the incoming BRM cells (see Figure 3-45).
The ABM-P supports RSC by extracting the ER from incoming BRM cells in the ERC unit (see Section 3.5.2) and dynamically adjusting the PCR limiter of the corresponding logical queue to the value of the ER.

## Example:

Imagine that a connection crosses 2 bottlenecks called ABM-P (a) and ABM-P (b). At a certain moment ABM-P (a) serves the connection with $10 \mathrm{Mbit} / \mathrm{s}, \mathrm{ABM}-\mathrm{P}$ (b) with $5 \mathrm{Mbit} /$ s . Hence, $\mathrm{ABM}-\mathrm{P}(\mathrm{b})$ will have to store the difference of $5 \mathrm{Mbit} / \mathrm{s}$ incoming cells. In such a situation the BRM cells flowing backwards from ABM-P (b) towards ABM-P (a) will carry the $E R=5 \mathrm{Mbit} / \mathrm{s}$. The $A B M-P$ (a) has calculated an $E R=10 \mathrm{Mbit} / \mathrm{s}$ and hence will not modify the ER field of the backward RM cells. Depending on the loop length (round trip time until BRM cells arrive at the source and source reduces the emit rate), ABM-P (b) is likely to overflow with cells for this connection. To shorten the control loop, Reactive Switch Control (RSC) immediately updates the emit rate of ABM-P (a) to the lower ER value extracted from the BRM cells.
Symmetric, but de-coupled control loops are foreseen by the standard to control both source-destination flows. For simplification, only one flow is shown in this example.


Figure 3-45 Reactive Switch Control Example

## ABM-P PXF 4336 V1.1

Functional Description

### 3.5.1.9 VS/VD Behavior

The VS/VD behavior is very similar to the terminal source and destination behavior.
VS/VD source behavior performs two different tasks:

- Calculation of the ACR and appropriate adjustment of the sending rate.
- Multiplexing of user cells, FRM cells and BRM cells.

Calculation of $A C R$ is done by using the $\mathrm{CI} / \mathrm{NI}$ and ER conveyed in the BRM cells and taking into consideration some further constraints:

- ACR must stay between MCR and PCR.
- In the absence of received BRM cells the source assumes heavy congestion in the network and reduces ACR by a factor.
- After time-outs, the ACR is reduced to ICR.

According to the standards, after connection setup, the ICR must be adapted as follows:

$$
\begin{equation*}
I C R=\max \left(M C R, \min \left(I C R_{\text {Setup }}, \frac{\text { TBE }}{\text { FRTT }}\right)\right) \tag{3}
\end{equation*}
$$

In the ABM-P, the ACR is programmed to the peak rate limiter of a queue. Then the rule is fulfilled that the actual sending rate shall never be higher than ACR. If the queue is served at a lower rate than ACR - due to resource contention - the unused bandwidth will be consumed by the network ("use-it-or-lose-it" principle). Using the WFQ scheduler and assigning an appropriate weight assures that ACR is not falling below MCR.
Multiplexing user cells and FRM cells occurs under control of the ERC unit according to the behavior defined in the standards.
VS/VD destination behavior is basically to convert the received FRM cells into BRM cells. The $\mathrm{CI} / \mathrm{NI}$ and ER fields of the outgoing BRM cells are updated to reflect the congestion situation of the VD side buffers. The received BRM cells are evaluated and the ACR is conveyed to the companion virtual source.
In a switch, the VS/VD function is distributed, as shown in Figure 3-46.

ABM-P PXF 4336 V1.1

Functional Description


Figure 3-46 Distribution of VS/VD Function in a Switch

## VS/VD Options

Destination Behavior (ATM Forum TM 4.1 spec . rule 3 options): If FRM cells are received and turned into BRM cells, while older BRM cells are still waiting for transmission, the contents overwrite option is supported. The new BRM cell is scheduled in place of the old BRM cell for in-rate transmission. The old BRM cell is lost.

ABM-P

### 3.5.2 ERC Unit Functional Overview

Figure 3-47 provides an overview of the ERC unit of the ABM-P:


Figure 3-47 ERC Unit
The central function blocks of the ERC sub-system are the processor running the ABR state machines and the AVT context table storing all connection specific parameters. The SCAN unit next to the AVT table enforces all time-out related parameters by generating time-out notifications. During initialization, the Code RAM is loaded via the SPI Interface from an external serial EEPROM device. This firmware is needed for ABR $E R$ and ABR VS/VD. Communication with the ABM-P core (RM cell insert/extract, queue information, rate update messages, cell emit events) is handled by the message interface. The ERC sub-system shares the Microprocessor Interface with the ABM-P core. Communication with an external microprocessor (e.g. extended Context RAM access) is performed via a mailbox while access to the main context table AVT is done directly by the microprocessor through dedicated transfer registers.

ABM-P PXF 4336 V1.1

## Functional Description

### 3.5.2.1 Processor

The ABM-P includes a general purpose RISC processor on-chip, called IOP. The IOP is responsible for ABR explicit rate calculation and the implementation of VS/VD behavior.
The basic parameters for the ABM-P IOP are:

- 24 bit instruction width
- Program/Code RAM Interface (24 bit data, 13 bit address bus)
- Data RAM Interface (16 bit, 16 bit address bus) shared by context RAM, extended context RAM and variable RAM (upper Cache RAM page)
- 16 Ports mapped into register file
- 4 tasks with 16 registers each
- 4 interrupt inputs managed by a separate interrupt controller


### 3.5.2.2 Message Interface

For communication between the ERC unit and the ABM-P core, a Message Interface is implemented. It is designed to support both ABR and VBR (Rate Shaping) related calculations in the IOP. Since standard VBR shaping is performed entirely in hardware, the VBR related messages are currently unused and are not supported.


Figure 3-48 Message Interface between ERC Unit and ABM-P Core
Towards the ERC unit, the messages sent by the ABM-P core are buffered in two FIFO queues: the RM FIFO and the Emit FIFO.

## ABM-P PXF 4336 V1.1

## Functional Description

### 3.5.2.2.1 RM_Cell_received

For each incoming RM cell (FRM and BRM), a message is generated containing the QID, the cell header and the first 24 octets of the RM cell payload. The message is stored in the RM FIFO. The structure of this message is shown in Section 3.6.10.1.
After reading a message from the RM FIFO, the IOP handles the following cases:

- In ABR-VS/VD mode, the FRM cells are stored and updates of the destination turnaround function are performed. An RM_Cell_Insert message is generated in response. For the BRM cells, the $\mathrm{CI} / \mathrm{NI}$ and ER fields are evaluated to calculate the ACR.
- In ABR-ER mode, the $\mathrm{CI} / \mathrm{NI}$ and ER fields are evaluated to calculate the ACR.


### 3.5.2.2.2 Emit

For each cell emission event from an ABR queue, the ABM-P core generates an Emit message with the QID, the current queue length Qlen and the current time Tnow as parameters. The message is stored in the Emit FIFO. The structure of this message is shown in Section 3.6.10.2.

After reading a message from the Emit FIFO, the IOP handles the following cases:

- In ABR-VS/VD mode RM_Cell_insert messages and/or Rate_update messages are generated.
- In ABR-ER and RSC mode Rate_update messages are generated.

In addition to cell emission events, the Emit FIFO also contains time-out events generated and forwarded by the Scan Unit (see Section 3.5.2.5)

### 3.5.2.2.3 Rate_Update_ABR

In Reactive Switch Control mode (see Section 3.5.1.8), the ERC unit sends the current rate shaping parameter TP (RateFactor) of the PCR Limiter to the ABM-P core. The delivered value is immediately stored and used by the next schedule event on the respective queue.
In ABR-VS/VD mode, the virtual source receives the current rate shaping parameter TP (Rate Factor) of the PCR Limiter from the ERC unit.

### 3.5.2.2.4 RM_Cell_Insert

In case of VS/VD, this message is sent by the ERC unit to inform the ABM-P core that an in-rate RM cell needs to be inserted instead of the planned user cell. The RM cell itself is generated within the ABM-P core. All variable values of the RM cell are delivered by the ERC unit, all other fields have fixed values. The user cell (at least one) inside the queue is scheduled next. But, it can happen that an RM cell is inserted before.

## ABM-P PXF 4336 V1.1

## Functional Description

### 3.5.2.2.5 RM_Cell_Update

In case of ABR-ER mode, this message is sent to inform the ABM-P core about the results of the last ER calculation. If the emitted cell is an RM cell, the fields $\mathrm{CI}, \mathrm{NI}$, and ER (if necessary) are updated. All other parameters are ignored.

### 3.5.2.3 ERC Mailbox

The ERC mailbox is used by an external micro-controller to communicate with the IOP through the Microprocessor Interface. The micro-controller writes command messages to the control and data registers which are evaluated by the IOP firmware. One control bit initiates an interrupt to the IOP.
The usage of command and data fields is firmware implementation specific. A handshake protocol is implemented in firmware to exchange information.
Note: The hardware does not determine the usage and interpretation of commands. These are determined by firmware and must be known to the device driver software.

## Command List

The ERC mailbox is used, for instance, at system setup or setup of queues in order to initialize appropriate variables of the IOP. The available commands use the following parameters:

| ConnTableWrite: | Command $=0 \times 1$ |
| :--- | :--- |
| ConnTableRead: | Command $=0 \times 2$ |
| ABMWriteRegister: | Command $=0 \times 3$ |
| ABMReadRegister: | Command $=0 \times 4$ |
| ExtdRAMWrite: | Command $=0 \times 5$ |
| ExtdRAMRead: | Command $=0 \times 6$ |
| InitIOP: | Command $=0 \times 7$ |
| CacheVarWrite: | Command $=0 \times 8$ |
| CacheVarRead: | Command $=0 \times 9$ |
| WriteIOPRegister: | Command $=0 \times A$ |
| ReadIOPRegister: | Command $=0 \times B$ |

Commands are transferred via Register "ERC MailBox Register 0" on Page 335. In case of read or write operations Register ERCMB1 transfers the address to the IOP while ERCMB2 transfers the data word.
Note: For ERC unit configuration, only the commands InitIOP, CacheVarWrite and CacheVarRead are relevant.

ABM-P

### 3.5.2.4 AVT (Context RAM)

Chapter 3.6.9 provides the details.

### 3.5.2.5 Scan Unit

The basic function of the Scan Unit is to periodically refresh outdated variables and detect idle connections.
The Scan Unit generates the (relative) cell clock Tnow needed by the VBR shaping mechanism and two (absolute) 1.25 ms and 10 ms clocks referred to as ms125count and ms10count, needed by the ABR-ER and ABR-VS/VD mechanisms.

The Scan Unit accesses the complete AVT Context RAM periodically every 1.25 ms . In a first step dword0 containing the Config(6:0) bits is read. These bits are interpreted and then in a second step the respective dwords are read which contain the time information. In case of time-outs the information is modified and written back.


Figure 3-49 SCAN Timer Generation
The $40 \ldots 60 \mathrm{MHz}$ SYSCLK is divided by 32 to obtain a cell clock CellClk.
The Tnow counter with 24 -bit width increments by $2^{* *}$ TStepC every CellCIk. The value of this counter is made available as relative time reference to other blocks. Parameter TStepC is set in Register 70 "USCONF/DSCONF" on Page 295.
The absolute time bases are provided by dividing the CellClk first by 256 and then by a programmable divider of 7 bit (1...127).
Timer ms125count is derived from bit 4 of the programmable divider.
Timer ms10count is derived by from bit 7 of the programmable divider.

The divider is programmed with the parameter SCANP found in register "ERCCONFO" on Page 338 depending on the SYSCLK value:

Table 3-50 Timer Values for Clock Generation

| Frequency [MHz] | SCANP | period of ms10count <br> [s] | delta [\%] |
| :--- | :--- | :--- | :--- |
| 40 | 49 | 0.010035 | 0.35 |
| 51.84 | 63 | 0.009956 | 0.44 |
| 60 | 73 | 0.009967 | 0.33 |

Default value is SCANP=63, for the frequency of 51.84 MHz , which is easy to obtain as $1 / 3$ of 155.52 MHz , the SDH/Sonet frequency.
The following scan is performed:

- For VBR

Scan over all VBR QID
Refresh TETvalid=Config[0], STvalid=Config[1] and TeV

- For ABR

Scan over all ABR QID
If VS/VD: Refresh ToT, ToA
If $E R$ : Refresh

The Scan Unit can be disabled with flag SCAND found in register "ERCCONFO" on Page 338.

### 3.6 Internal Tables

### 3.6.1 Table Overview

The ABM-P provides a set of internal tables for configuration and runtime parameters. Figure 3-51 gives an overview of all (user accessible) tables and related control/transfer/ mask registers:


Figure 3-51 Table Access Overview

## Functional Description

The tables are accessed by the microcontroller via control registers, data transfer registers and mask registers. While the control registers "MAR" on Page 368 and "WAR" on Page 370 are common to all tables (except SCTI tables), sets of mask registers are dedicated or shared among some tables. Data transfer registers are always dedicated to the specific table.

### 3.6.2 LCI: Local Connection Identifier Table

The basic function of the LCI table is assigning the connection (identified by the LCl ) to one out of 8192 queues per direction. Single connections can be assigned to a dedicated queue (per VC queueing) or multiple connections might be assigned to the same queue. "LCI Table Transfer Registers" on Page 237 provides the details.

### 3.6.3 QCT: Queue Configuration Table

The basic function of the QCT table is to determine queue specific parameters and to assign the queue to dedicated resources (Traffic Class, Scheduler Block, Merge Group). "Queue Configuration Table Transfer Registers" on Page 258 provides the details.

### 3.6.4 QPT: Queue Parameter Table

The function of the QPT table is to configure the weight factor (in case a queue is assigned to the WFQ scheduler) and the peak cell rate value (in case the peak cell rate shaper is enabled).
"Queue Parameter Table Transfer Registers" on Page 296 provides the details.

### 3.6.5 TCT: Traffic Class Table

The function of the TCT table is to configure the buffer management behavior of up to 16 traffic classes.
"Traffic Class Table Transfer Registers" on Page 241 provides the details.

### 3.6.6 SBOC: Scheduler Block Occupancy Table

The function of the SBOC table (for $2^{*} 128$ scheduler blocks) is to maintain the buffer filling levels associated with the dedicated scheduler and to control the scheduler specific DBA threshold indications.
"Scheduler Block Occupancy Table Transfer Registers" on Page 270 provides the details.

### 3.6.7 SCT: Scheduler Configuration Table

The function of the SCT table (for $2^{*} 128$ scheduler blocks) is to determine the integer part (SCTI) and fractional part (SCTF) of the scheduler block output rates as well as the UTOPIA port number the scheduler is assigned to.
"Scheduler Configuration Table Integer Transfer Registers" on Page 306 and "Scheduler Configuration Table Fractional Transfer Registers" on Page 316 provide the details.

### 3.6.8 MGT: Merge Group Table

The function of the MGT table (for 128 merge groups per direction) is to enable and specify the cell header overwrite function for the merge group output streams.
"Merge Group Table Transfer Registers" on Page 277 provides the details.

### 3.6.9 AVT: ABR/VBR Configuration Table

The AVT table is the main context RAM of the ERC and VBR shaping sub-system.

### 3.6.9.1 AVT Context RAM Organization and Addressing

The AVT Context RAM addressing scheme imposes some restrictions to the choice of QID numbers for support of VBR shaping or ABR (ER, VS/VD) operation. The table is organized into 2 K sections of 4 double words (32-bit) each whereas each section corresponds to the respective QID number.
Support of VBR shaping requires one section per connection, i.e. up to $2 k-1$ connections assigned to QID numbers $(1, \ldots, 2047)$ can be supported for VBR shaping.
Support of ABR functionality requires two sections per connection, i.e. up to $1 \mathrm{~K}-1$ connections can be supported with full ABR functionality.
The following restrictions apply:
Only even QID numbers can be used for ABR operation. Selecting ABR for QID $2 n$ ( $n=$ 1..1023) also occupies section $2 n+1$ of the AVT table. Therefore, VBR operation is prohibited for QID $2 \mathrm{n}+1$.
QID 0 is reserved for the common real-time queue.


Figure 3-52 AVT Context RAM Addressing Scheme
The parameter utilization of each section depends on the mode selected for the particular queue (QID) in the Config field of the section. The mode specific parameter sets are described in subsequent chapters.

## ABM-P PXF 4336 V1.1

### 3.6.9.2 AVT Context RAM Section for ABR-VS/VD Support

In ABR-VS/VD mode, one connection entry requires two AVT Context RAM sections with a total of 8 double words (of 32 -bit width each). Since the AVT table is accessed from the external micro controller via a 16-bit transfer register, the ABR-VS/VD connection context appears as a 16-bit organized table with 16 entries as shown:

## Table 3-53 AVT Context Table: ABR-VS/VD (Table Layout)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config(6:0) |  |  |  |  |  |  | Flags(3:0) |  |  |  |  | F0 | Clb | NIb | EFCld | Clu |
| TPi(15:0) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| VCI/LCI(11:0) |  |  |  |  |  |  |  |  |  |  |  |  | PTI |  |  | C |
| VPI/LCI(11:0) |  |  |  |  |  |  |  |  |  |  |  |  | VCI/LCl(15:12) |  |  |  |
| MCRf* ${ }^{*}$ (15:0) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| UDF1(7:0) |  |  |  |  |  |  |  | UDF2(7:0) |  |  |  |  |  |  |  |  |
| CCRf*(15:0) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PCRf*(15:0) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | Cl |  |  | re | rve |  |  |  |  |  |
| ERt* ${ }^{\text {(15:0) }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CRM(5:0) |  |  |  |  |  | CRMcnt(9:0) |  |  |  |  |  |  |  |  |  |  |
| TPf(15:0) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ERb*(15:0) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RDF(3:0) |  |  |  | RIF(3:0) |  |  |  | reserved |  |  |  |  |  |  |  |  |
| FInRateCount(5:0) |  |  |  |  |  | LastInRateSent(9:0) |  |  |  |  |  |  |  |  |  |  |
| LastFRMSent(3:0) |  |  |  | Tот | ToA | ADTF(9:0) |  |  |  |  |  |  |  |  |  |  |

Note: * = value represented in exponent-mantissa format as described in ATM Forum TM Specification 4.1 [ 2 ].

ABM-P PXF 4336 V1.1

Table 3-54 AVT Context Table: ABR-VS/VD Parameter Description

| Parameter | Initial Value | Comment |
| :---: | :---: | :---: |
| Config(6:0) | configure | see Section 3.6.9.5 for mapping |
| TPi(15:0) | configure | Time Parameter corresponding to the Initial Cell Rate (ICR); constant connection parameter; if the SCAN detects the ADTF time-out it writes the TPi value to the TPf field, i.e. it switches to ICR. |
| $\mathrm{VCI} / \mathrm{LCl}(15: 0)$ | configure | cell header template: $\mathrm{VCI} / \mathrm{LCl}$ of the ABR connection (depends on LCI mapping) |
| $\mathrm{VPI} / \mathrm{LCl}(11: 0)$ | configure | cell header template: VPI/LCI of the ABR connection (depends on LCI mapping) |
| PTI(2:0) | configure | cell header template: value ignored by HW, optionally in FW: if not 110 then discard RM cell fragment |
| C | configure | cell header template: CLP bit ( $=0$ ) |
| MCRf* | configure | Lower bound for VS ACR calculation |
| PCRf* | configure | Upper bound for VS ACR calculation |
| RDF(3:0) | configure | Rate Decrease Factor for VS ACR calculation (given as right shift) |
| RIF(3:0) | configure | Rate Increase Factor for VS ACR calculation (given as right shift) |
| ADTF(9:0) | configure | ACR Decrease Time Factor (optional ABR negotiation parameter, default 500 ms ) for time-out detection in SCAN |
| Flags(3:0) | 0 | reserved for internal use by IOP |
| F0 | 0 | reserved for internal use by ABM-P core |
| EFCld | 0 | EFCI stored for downstream user cell |
| EFClu | 0 | EFCI stored for upstream user cell |
| UDF1(7:0) | 0 | cell header template: UDF1 field (may contain part of LCl , depends on LCl mapping) |
| UDF2(7:0) | 0 | cell header template: UDF2 field |
| Clb/NIb | 0 | $\mathrm{Cl} / \mathrm{NI}$ extracted from received BRM cells; used together with ERb to calculate ACRf |

ABM-P PXF 4336 V1.1

Table 3-54 AVT Context Table: ABR-VS/VD Parameter Description (cont'd)

| Parameter | Initial Value | Comment |
| :---: | :---: | :---: |
| $\operatorname{CCRf}^{*}(15: 0)$ | 0 | Current Cell Rate field in generated FRM cells; set equal to ACRf* according to TM4.1 |
| $E R b^{*}(15: 0)$ | PCRf | Explicit Rate extracted from received BRM cells; used together with $\mathrm{Clb} / \mathrm{Nlb}$ to calculate ACRf |
| ERt* ${ }^{*}$ (15:0) | PCRf | Explicit Rate extracted from received FRM cells; latest value is stored for transparent forwarding in generated BRM cells |
| CIt/NIt | 0 | Latest CI/NI values extracted from received FRM cells; stored for transparent loop back to the remote destination in generated BRM cells |
| FInRateCount(5:0) | 0 | Count all (user and RM cells) InRate events Check against Nrm (>=2, default 32), Nrm is FW constant in Cache |
| LastFRMSent(3:0) | 0 | Count 10 ms Cnt events - Check against Trm (default $100 \mathrm{~ms} \mathrm{=>} 10 \mathrm{~d}$ ), Trm is global register value |
| LastInRateSent(9:0) | 0 | Count 10ms Cnt events - Check against ADTF |
| CRM(5:0) | 32 | Max. number of RM cells in the loop, granularity 16: 16, 32, 48, 64, ..1024; constant connection parameter |
| CRMcnt(9:0) | 0 | Current number of RM cells in the loop |
| TPf(15:0) | TPi | Time Parameter corresponding to the Allowed Cell Rate (ACR), resulted from ACR calculation for upor downstream PCR limiter; only one of them may be enabled using the configuration bit 3 (ABR_FWD_Enable) |

Note: The cell header template is used for generating new BRM cells. It is overwritten by each incoming FRM cell. It is necessary to initialize these fields because BRM cells might be generated before the first FRM cell comes in.

The following parameters are supported as global values common to all ABR connections ("Firmware Parameter Configuration" on Page 154 provides the details):

[^1]
### 3.6.9.3 AVT Context RAM Section for ABR-ER Support

In ABR-ER mode, one connection entry requires two AVT Context RAM sections with a total of 8 double words. Since the AVT table is accessed from the external micro controller via a 16-bit transfer register, the ABR-ER connection context appears as a 16-bit organized table with 16 entries as shown in Table 3-55.

Assuming that each bi-directional ABR connection has two sides, A and B, and the upstream core is handling traffic from $A->B$ and the downstream core is handling traffic from $B$->A; then, parameters with suffix $\mathbf{b}$ denote direction $A->B$, and parameters with suffix $f$ denote direction $B->A$.

## Table 3-55 AVT Context Table: ABR-ER (Table Layout)



Note: * = value represented in exponent-mantissa format as described in ATM Forum TM Specification 4.1 [ 2 ].

ABM-P PXF 4336 V1.1

Table 3-56 AVT Context Table: ABR-ER Parameter Description

| Parameter | Initial <br> Value | Comment |
| :--- | :--- | :--- |
| Config(6:0) | configure | See Section 3.6.9.5 for mapping |
| QL0(1:0) | configure | Ideal Queue Length (selects one out of four possible <br> operating points: $00=256,01=512,10=1024,11=2048)$ |
| MCR | configure | Lower bound for ER calculation |
| CI/NI | $0 / 0$ | If Config[3] = 1 CI/NI extracted from received FRM cells; <br> If Config[3] = $0 \mathrm{CI} / \mathrm{NI} \mathrm{extracted} \mathrm{from} \mathrm{received} \mathrm{BRM} \mathrm{cells;}$ <br> unused |
| EFClu | 0 | EFCI stored from upstream user cell; unused |
| EFCId | 0 | EFCI stored from downstream user cell; unused |
| Qlen(13:0) | 0 | Stores current queue length received via Emit FIFO, used <br> internally for ER calculation; unused |
| SumdT(20:0) | 0 | Cumulated time interval for CCR measurement |
| V | 0 | Tlast valid indication |
| Cnt(4:0) | 0 | Counter used in CCR measurement |
| Tlast(20:0) | don't care | Timestamp of last emit event, used in conjunction with <br> Tnow to measure inter departure time of cells for the ABR <br> connection |
| TP(15:0) | TPmin | If RSC, Time Parameter TP is derived from the incoming <br> ER values to adjust the PCR limiter; only one of them may <br> be enabled using the configuration bit 3 (ABR-FWD <br> enable;) |
| ER(15:0) | FFFFh | If Config[3] = 1 ER extracted from received FRM cells; <br> If Config[3] = 0 ER extracted from received BRM cells; <br> used for RSC |

ABM-P

### 3.6.9.4 AVT Context RAM Section for VBR Shaping Support

In VBR shaping mode, one connection entry requires one AVT Context RAM section with a total of four double words. Since the AVT table is accessed from the external micro controller via a 16-bit transfer register, the VBR connection context appears as a 16 -bit organized table with 8 entries as shown in Table 3-57:
Table 3-57 AVT Context Table: VBR Shaping (Table Layout)


Note: Entry $2 / 3$ is used for 2 purposes:
a) Internal Relog-Relog/Reschedule: two possible ST values for low and high priority cells
b) Relog/Reschedule-Emit: VDT of next cell

Table 3-58 AVT Context Table: VBR Shaping Parameter Description

| Parameter | Initial <br> Value | Comment |
| :--- | :--- | :--- |
| Config(6:0) | configure | See Section 3.6.9.5 for mapping |
| tauS(15:0) | configure | Delay tolerance parameter tau for SCR <br> extension (15:10) and integer (9:0) part |
| TP(15:0) | configure | Rate parameter for peak rate limiter <br> integer (15:6) and fractional (5:0) part |
| TS(15:0) | configure | Rate parameter for SCR-Leaky Bucket <br> integer (15:6) and fractional (5:0) part |
| TET(23:0) | don't care | Theoretical Emit Time for SCR |
| VDT(18:0) | don't care | Virtual departure time of cell <br> extension (18:16), integer (15:6) and fractional (5:0) part |

ABM-P PXF 4336 V1.1

Functional Description

| Table 3-58 | AVT Context Table: VBR Shaping Parameter Description (cont'd) |  |
| :--- | :--- | :--- |
| Parameter | Initial <br> Value | Comment |
| ST0(12:0) | don't care | Scheduled departure Time for CLP=0 cell <br> extension (12:10) and integer (9:0) part |
| ST1(12:0) | don't care | Scheduled departure Time for CLP=1 cell <br> extension (12:10) and integer (9:0) part |
| STf(5:0) | don't care | Scheduled departure Time <br> common fractional part for CLP=0 and CLP=1 |
| TeV | 0 | Temit valid |
| Temit(12:0) | don't care | Real Emit Time |

ABM-P PXF 4336 V1.1

Functional Description

### 3.6.9.5 Common AVT CONFIG Field

The first word (WORDO) of each entry defines the entry type (inactive, ABR, VBR) with its respective submodes. The mapping of the 7 configuration bits Config(6:0) is summarized in Table 3-59.

## Table 3-59 Config(6:0) Bit Map

| Config <br> field <br> bit | absolute <br> WORD <br> bit | Function |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit 6 | Bit 15 | ERC enable | if '1' then ERC functions enabled |  |
| Bit 5 | Bit 14 | ABR enable | '1': ABR Mode | '0': VBR Mode |
| Bit 4 | Bit 13 | ABR-VS/VD <br> enable; <br> Core select | '1': VS/VD Mode <br> '0': ER Mode | '0': upstream core |
| 1 1': downstream core |  |  |  |  |

Note: For both ABR-ER and ABR-VS/VD, the configuration bit field Config(6:0) in WORD8 is ignored and may be set to 0 .

Note: Uni-directional mode is not supported in first firmware version.

## ABM-P PXF 4336 V1.1

### 3.6.10 ERC Message Interface

### 3.6.10.1 RM_Cell FIFO Organization (IOP/FW View)

The ABM-P core extracts the first 7 dwords of every incoming RM Cell, prepends the QID of the respective connection and forwards the resulting RM Cell dataset to the RM FIFO. The IOP always sees the first entry of the RM FIFO, i.e. the longest waiting RM cell. The format of the RM FIFO entries is shown in Table 3-60:

Table 3-60 RM Cell FIFO Entry ( 16 bit IOP View)

| wlb | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 |  | 10:0) |  |  |  |  |  |  |  |  |  |
| 2 | VPI(11:0) |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{VCl}(15: 12)$ |  |  |  |
| 3 | VCI(11:0) |  |  |  |  |  |  |  |  |  |  |  | PTI |  |  | C |
| 4 | UDF1(7:0) |  |  |  |  |  |  |  | UDF2(7:0) |  |  |  |  |  |  |  |
| 5 | ID(7:0) |  |  |  |  |  |  |  | DIR |  | Cl | NI | RA | res | rved |  |
| 6 | ER(15:0) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 | CCR(15:0) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 | MCR(15:0) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | QueueLength(31:16) (not supported) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 | QueueLength(15:0) (not supported) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 11 | SequenceNumber(31:16) (not supported) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 12 | SequenceNumber(15:0) (not supported) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 | don't care |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 14 | unused |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 | unused |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note: Using the 4-bit SubAddress, the IOP can directly access any of the 16 words.
Remarks on RM FIFO fields:
Words 2-15 are copied literally from the RM cell. Shaded regions are not used.
ID(7:0) Protocol Identifier (should be 1 for ABR) value forwarded but not evaluated by HW, optionally in FW: if not 1 then discard RM cell fragment.

ABM-P PXF 4336 V1.1

## Functional Description

### 3.6.10.2 Emit FIFO Organization (IOP/FW View)

This FIFO stores Emit and time-out events from both cores. Each event is stored in 3 successive 16 -bit words. The mapping of the parameters in the 3 words depends on the event type:
Table 3-61 Emit FIFO Entry for Emit Events


| Core | Indicates upstream(0) or downstream (1) emit event |
| :--- | :--- |
| QID(10:0) | 2k-1 QID (range 1 to 2047), only 1k-1 (even numbers) used for ABR; <br>  <br> Tnow(19:0) |
|  | QID 0 is reserved for CRT bypass |
|  | cycles. The granularity Tnow is defined by the global parameter <br>  <br>  <br>  <br>  <br> TstepC, located in Register 70 "USCONF/DSCONF" on Page 295 <br> and calculated as follows: <br> Granularity of Tnow $=2^{* *}$ TstepC <br> Qlen$\quad$Queue length from Buffer Manager for ER algorithm |

Table 3-62 Emit FIFO Entry for Time-out Events in VS/VD Mode

| w/b | 15 | 14 | 13 | 12 | 11 | 10 |  |  |  |  |  |  |  |  |  | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | Core | QID(10:0) |  |  |  |  |  |  |  |  |  |  |
| 1 | ToT | ToA | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Core |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| QID(10:0) |  |  | $2 k-1$ QID (range 1 to 2047), only $1 k-1$ (even numbers) used for ABR; QID 0 is reserved for CRT bypass |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ToT |  |  | 1 if time-out event Trm (set by SCAN) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ToA |  |  |  | 1 if time-out event ADTF (set by SCAN) |  |  |  |  |  |  |  |  |  |  |  |  |
| Table 3-63 |  |  | Emit FIFO Entry for Time-out Events in ER Mode |  |  |  |  |  |  |  |  |  |  |  |  |  |
| wlb | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 |  |  | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | Core |  |  |  |  |  | ID(1 |  |  |  |  |  |
| 1 | ToF | ToB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |


| Core | Indicates upstream $(0)$ or downstream (1) time-out event |
| :--- | :--- |
| QID(10:0) | 2k-1 QID (range 1 to 2047), only 1 k -1 (even numbers) used for ABR; |
|  | QID 0 is reserved for CRT bypass |
| ToF | 1 if time-out in forward direction |
| ToB | 1 if time-out in backward direction |

### 3.6.11 QCIT: Congestion Indication Table

The function of the QCIT table (for 8192 downstream queues) is to determine the per queue threshold that triggers the queue congestion indication toward the QCI interface. "Queue Congestion Indication Table Transfer Register" on Page $\mathbf{2 8 6}$ provides the details.

ABM-P

## 4 Operational Description

### 4.1 Basic Device Initialization

The following actions are recommended to be performed after reset to prepare the ABM-P chip for operation:

## Basic settings

- Configure clocking system (DPLLs)
- Check register reset values
- Initialize SDRAM
- Reset internal tables (RAM)


## ABM-P diagnostic possibilities

- Check all internal RAM and register values
- Check external RAM

Data path setting and initial queueing and scheduling initialization

- Set MODE1 and MODE2 registers (Uni-directional Mode or Bi-directional Mode)
- Configure UTOPIA Interfaces: modes, number of PHYs
- Set global thresholds
- Initialize traffic class tables
- Set interrupt mask registers
- Programming of Scheduler output rates
- Programming of Empty Cell Rate generator
- Programming of Common Real Time Queue rate
- Assignment of Scheduler Blocks to PHYs at switch egress side
- Assignment of Scheduler Blocks to switch outputs at ingress side
- Initialization of IOP variables

Refer to the detailed register descriptions in Chapter 7 for a complete picture of the necessary initializations.

### 4.2 Basic Traffic Management Initialization

To set up a connection, the complete table structure must be established:
$\mathrm{LCI} \rightarrow$ QID $\rightarrow$ SBID and
$\mathrm{LCI} \rightarrow$ QID $\rightarrow$ TCID
(see Figure 4-1). Additionally, bandwidth and buffer space reservations must be performed (see below). Depending on the traffic class, special functions must be enabled; for example: ABR feedback enable or EPD/PPD for UBR.


Figure 4-1 Parameters for Connection Setup (bit field width indicated)

Figure 4-1 refers to the following parameters:

| ABM-P <br> Transfer Register | Parameter | Description | See page |
| :---: | :---: | :---: | :---: |
| LCIO | CLPT | If set, the CLP bit of the cells is ignored. (not to be set for GFR; optional for ABR and UBR) | 7-238 |
|  | ABMcore | Selects upstream or downstream ABM-P Core in the Uni-directional Mode | 7-238 |
| LCI1 | DnQID | Points to the queue assigned to this connection in the downstream direction | 7-239 |
|  | Dnflags | PPD(0), EPD (1), EOP(2) | 7-239 |
| LCl2 | UpQID | Points to the queue assigned to this connection in the upstream direction | 7-240 |
|  | Upflags | PPD(0), EPD (1), EOP(2) | 7-240 |
| QCTO | QueueLength | Status value (Read only) | 7-261 |
| QCT1 | SBID | Selects the Scheduler Block | 7-261 |
|  | QIDvalid | Enables queue; if cleared, cells directed to this queue are discarded and interrupt QIDINV (see 7-356f.) occurs | 7-261 |
|  | TCID | Selects the Traffic Class | 7-261 |
|  | ABRdir | Selects the ABM-P Core in which RM cell update is made for ABR connections | 7-261 |
|  | VS/VDen | Enables ABR-VS/VD (ERC unit) functions for this queue | 7-261 |
|  | RSall | Enables the dummy queue function | 7-261 |
|  | DQac | Status bit | 7-261 |

ABM-P PXF 4336 V1.1

Operational Description

| ABM-P <br> Transfer Register | Parameter | Description | See page |
| :---: | :---: | :---: | :---: |
| QCT2 | MinBG | Minimum buffer guaranteed per queue | 7-264 |
|  | MGID | Selects the VC-Merge Group the queue is assigned to | 7-264 |
|  | MGconf/DQsch | Command bit to enable merge group assignment or dummy queue status indication | 7-264 |
| SBOCO | DBAThCross | DBA threshold crossing indication | 7-272 |
| тСто | BufMax | Defines maximum number of non-guaranteed cells allowed in the entire buffer for this traffic class | 7-244 |
|  | BufEPD | Defines threshold for EPD/maximum ${ }^{1)}$ for this traffic class for the entire buffer | 7-244 |
|  | QueueCiCLP1 | Combined threshold for each queue for Cl indication (ABR) and CLP=1 cell discard in case of CLPT=0 | 7-244 |
| TCT1 | QueueMax | Defines threshold for each queue for this traffic class | 7-247 |
|  | BufCiCLP | This 8-bit value determines a global cell filling level threshold with a granularity of 1024 cells that triggers early packet discard (EPD) for CLP=1 tagged frames used by GFR traffic class service (low watermark) | 7-247 |
| TCT2 | SBCiCLP | This threshold determines a maximum number of low priority cells allowed to be stored per scheduler block with a granularity of 64 cells | 7-250 |

ABM-P PXF 4336 V1.1

Operational Description

| ABM-P <br> Transfer Register | Parameter | Description | See page |
| :---: | :---: | :---: | :---: |
| TCT3 | DH | Selects the hysteresis value for threshold evaluation | 7-253 |
|  | ABRen | If set, binary ABR marking by ABM-P core is enabled | 7-253 |
|  | ABRVp | (ABR service category) relating to the VP or to the individual VC, respectively; <br> If set, congestion is indicated via VP RM cells (F4 flow) | 7-253 |
|  | EPDen | If set, EPD is enabled | 7-253 |
|  | PPDen | If set, PPD is enabled | 7-253 |
|  | SCNT | Selects whether accepted packets or cells are counted | 7-253 |
|  | CntLPDBA | Selects whether low and high priority cells are counted separately for DBA thresholds | 7-253 |
|  | GFRen | This bit enables a modified EPD threshold evaluation for GFR traffic | 7-253 |
|  | CLPTransDBA | Specifies whether the CLP bit of cells belonging to this connection is evaluated or not for DBA threshold checks and counters. | 7-253 |
|  | TrafClassMax | Defines maximum number of cells for this traffic class | 7-253 |
|  | SBMax | Defines threshold for the number of cells of this traffic class allowed in the associated Scheduler | 7-253 |
| QPT1 | flags | Initialization value | 7-298 |

ABM-P PXF 4336 V1.1

Operational Description

| ABM-P <br> Transfer <br> Register | Parameter | Description | See <br> page |
| :--- | :--- | :--- | :--- |
| QPT2 | RateFactor | Select value of peak rate limiter | $7-302$ |
|  | WFQFactor | Weight of scheduler input in 16,320 steps | $7-303$ |
|  | IntRate | Integer part of incremental value for Sched- <br> uler output rate | $7-309$ |
|  | Init | Initialization value for SB counter |  |
|  | UTOPIAPort | Specify UTOPIA port for this scheduler | $7-309$ |
| SCTF | FracRate | Fractional part of incremental value for <br> Scheduler output rate | $7-318$ |
| 4. mixed threshold: EPD if enabled; otherwise, maximum threshold |  |  |  |

### 4.2.1 Setup of Queues

Before assigning a connection to a new queue, it should be verified to be empty, as some cells could remain from the previous connection. A queue is emptied by setting it 'invalid' while maintaining the scheduling parameters. An invalid queue will not except further cells; cells will be scheduled and de-queued, but not transmitted to the UTOPIA Interface. The queue length can be monitored by the external microprocessor.

## ABM-P PXF 4336 V1.1

Operational Description

### 4.2.2 Programming Queue Scheduler Rates and Granularities

### 4.2.2.1 Scheduler Block Scheduler

The aggregate theoretical peak cell rate of the SBS is calculated as follows:

$$
\begin{equation*}
\mathrm{PCR}_{\mathrm{SBS}}=\frac{\mathrm{SYSCLK}}{32} \quad[\text { cells } / \mathrm{s}] \tag{4}
\end{equation*}
$$

SYSCLK designates the core clock frequency. Each cell cycle needs 32 clock cycles. With the core SYSCLK $=51.84[\mathrm{MHz}]$ we have $\mathrm{PCR}_{\text {SBS }}=1620000[\mathrm{cells} / \mathrm{s}]$.
This corresponds to 686,8 [ $\mathrm{Mbit} / \mathrm{s}$ ] for 53 byte cells
Note: Due to the need to perform internal SDRAM refresh cycles, the PCR $_{\text {SBS }}$ contains empty cells. A discussion on the empty cell rate $\mathrm{PCR}_{\text {empty }}$, which restricts the maximum scheduler block rate is contained in Section 4.2.2.4.

### 4.2.2.2 Programming the Scheduler Block Rates

For the peak cell rate of an SB we can have $\mathrm{PCR}_{\mathrm{SB}}=\mathrm{PCR}_{\mathrm{SBS}}-\mathrm{PCR}_{\text {empty }}$.
In the following, let LC denote the logical channel assigned to an SB. Recall that a logical channel can subsume the whole output port or an reasonable subdivision.
Let $\mathrm{CCR}_{\mathrm{SB}}$ denote the configured cell rate of an SB (i.e. the desired output cell rate).
$C C R_{S B(L C)}=P_{C R}$ ${ }_{L C}$ must be chosen to match the peak cell rates of the LC as close as possible. Both permanent overload, leading to UTOPIA backpressure, and permanent underload, leading to poor channel utilization, should be avoided.
Overall, the following holds

$$
\begin{equation*}
\sum_{\mathrm{LC}} \mathrm{CCR}_{\mathrm{SB}(\mathrm{LC})} \leq \mathrm{PCR}_{\mathrm{UTOPIA}} \tag{5}
\end{equation*}
$$

Note: For short periods of time $\mathrm{PCR}_{\mathrm{SB}}$ as defined above can occur internally, independent of the particular $\mathrm{CCR}_{\mathrm{SB}}$
Deriving Internal Parameters from a Given $\mathbf{C C R}_{\text {SB }}$
Internally the scheduler block output cell rate $\mathrm{CCR}_{\mathrm{SB}}$ is represented by two parameters:
$T_{S B(i)}[13: 0]$, the 14 bit integer division factor
$\mathrm{T}_{\mathrm{SB}(f)}[7: 0]$, the 8 bit fractional division factor
These parameters are dimensionless and thus only indirectly represent the output rate. The following formulas show how to derive the two parameters assuming a given desired output rate $\mathrm{CCR}_{\mathrm{SB}}$ :

First, a dimensionless floating point number $T_{S B}$ is calculated from $\mathrm{CCR}_{S B}$ as follows:

$$
\begin{equation*}
T_{S B}=\frac{S Y S C L K}{32 \times C C R_{S B}} \tag{6}
\end{equation*}
$$

with $T_{S B}$ constrained internally to

$$
\begin{equation*}
\mathrm{T}_{\mathrm{SB}} \leq 2^{14}-\frac{1}{2^{8}} \tag{7}
\end{equation*}
$$

Therefore $\mathrm{T}_{\text {SBmax }}=16383,99609$.
Given a particular $\mathrm{T}_{\mathrm{SB}}$, the internal parameters for the SB rate can be calculated:
The integer division factor is calculated as:

$$
\begin{equation*}
T_{S B(i)}=\left\lfloor T_{S B}\right\rfloor \tag{8}
\end{equation*}
$$

The fractional division factor is calculated as:

$$
\begin{equation*}
T_{S B(f)}=\min \left(\left\lceil\left\langle T_{S B}-\left\lfloor T_{S B}\right\rfloor\right\rangle \times 2^{8}\right\rceil, 255\right) \tag{9}
\end{equation*}
$$

with $\lfloor X\rfloor$ designating the integer part of $X$ and $\lceil X\rceil$ designating the next integer greater or equal to $X$.
The integer and fractional division factor defined above are referred to as IntRate and FracRate in the register description. Refer to "USCTI/DSCTI" on Page 309 and "USCTFT/DSCTFT" on Page 318.
The minimum cell rate possible in an SB is configured with $\mathrm{T}_{\text {SBmax }}$ according to:

$$
\begin{equation*}
\mathrm{MCR}_{\mathrm{SB}}=\frac{\mathrm{SYSCLK}}{32 \times \mathrm{T}_{\mathrm{SBmax}}} \tag{10}
\end{equation*}
$$

The following Table 4-2 shows the rate limits for the SB as a function of the system clock SYSCLK.

| Table 4-2 | Scheduler Block Rate Limits |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| SYSCLK <br> $[\mathbf{M H z}]$ | Cell cycle <br> $[\mathbf{n s}]$ | $\mathbf{P C R}_{\text {SB }}$ <br> $[\mathbf{c e l l s} / \mathbf{s}]$ | $\mathbf{M C R}_{\text {SB }}$ <br> $[\mathbf{c e l l s} / \mathbf{s}]$ | $\mathbf{M B R}_{\text {SB }}$ <br> $[\mathbf{b i t / s}]$ (53) |  |
| 51.84 | 617 | 1556000 | 98.8769 | 41924 |  |
| 60 | 533 | 1811000 | 114.4409 | 48523 |  |

In Table 4-3, the numerical values of the integer and fractional divisors are shown for different desired $\mathrm{CCR}_{\mathrm{SB}}$. Due to the limited resolution of the internal rate representation,

## ABM-P

 PXF 4336 V1.1
## Operational Description

the delivered $\mathrm{CCR}_{S B}$ measured at the scheduler output does not always match exactly the desired $\mathrm{CCR}_{\mathrm{SB}}$. The delivered $\mathrm{CCR}_{\mathrm{SB}}$ is calculated by:

$$
\begin{equation*}
\mathrm{CCR}_{\mathrm{SB}}=\frac{\mathrm{SYSCLK}}{32 \times\left\langle\mathrm{T}_{\mathrm{SB}\langle\mathrm{i}\rangle}+\frac{\left.T_{\mathrm{SB}\langle\mathrm{f}}\right\rangle}{256}\right\rangle} \tag{11}
\end{equation*}
$$

Table 4-3 SB Rate Calculation Examples for SYSCLK $=\mathbf{5 1 . 8 4} \mathbf{~ M H z}$

| Desired CCR <br> SB <br> [cells/s] | $\mathbf{T}_{\text {SB }}$ | $\mathbf{T}_{\text {SB(i) }}$ | $\mathbf{T}_{\text {SB(f) }}$ | Delivered CCR <br> [cells/s] |
| :--- | ---: | :--- | :--- | ---: |
| 4830 | 335.4037 | 335 | 104 | 4829.963 |
| 353108 | 4.5878 | 4 | 151 | 352953.191 |
| 1412429 | 1.1469 | 1 | 38 | 1410612.245 |

The deviation of the delivered CCR from the desired CCR is always less than $1 \%$ and improves towards lower CCR.

## Scheduler Block Burst Limitation

Per scheduler block cell bursts can occur due to previously unused cell cycles. Each SB has an event generator that determines when this SB should be served based on the programmed SB rates. Because several SB may share one UTOPIA interface, it can happen that events cannot be served immediately due to active cell transfers of previous events. Such 'unused cell cycles' are counted and can be used for later cell bursts allowing a near $100 \%$ SB rate utilization. Cell bursts due to this mechanism are not rate limited.
The maximum burst size (MBS) generated due to previously counted 'unused cell cycles', is controlled by bit field MaxBurstS(3:0) in the range $0 . .15$ cells (a minimum value of at least 1 is recommended). MaxBurst is programmed in registers "UECRI/DECRI" on Page 312.
Per SB MBS dimensioning depends on the burst tolerance (BT) of subsequent devices (buffer capacity and backpressure capability).
For example, if PHY(s) connected to the ABM-P do not support backpressure and provide a 3 -cell transmit buffer, a value in the range $1 . .3$ is recommended to avoid PHY buffer overflows resulting in cell losses (e.g. typical for ADSL PHYs connected to the ABM-P).
If a PHY is connected that supports port specific backpressure to prevent its transmit buffers from overflowing or provides sufficient buffering, the maximum value of 15 can be programmed, guaranteeing a near $100 \%$ scheduler rate utilization.

ABM-P PXF 4336 V1.1

## Operational Description

### 4.2.2.3 Programming the Common Real-Time Bypass

The Common Real-Time bypass (CRT) is denoted by the reserved logical queue identifier QID $=0$. The rate assigned to the CRT bypass is programmed in the same way as the SB rates. The parameters CRTIntRate and CRTFracRate are described in registers "UCRTRI/DCRTRI" on Page 327 and "UCRTRF/DCRTRF" on Page 328.

### 4.2.2.4 Programming the SDRAM Refresh Empty Cell Cycles

The programming of the rate for the internal SDRAM refresh generator is done by calculating the integer and fractional parts of the dimensionless value $\mathrm{T}_{\text {empty }}$ according to the SB formulas (Equation (8) and Equation (9)).
$T_{\text {empty }}$ is constrained by the need to allow a minimum number of empty cell cycles for the internal SDRAM refresh generator according to:

$$
\begin{equation*}
\mathrm{T}_{\text {empty }} \leq \frac{\text { SYSCLK } \times \text { RefreshPeriod }}{32 \times \text { RefreshCycles }} \tag{12}
\end{equation*}
$$

Given values of RefreshPeriod $=64 \mathrm{~ms}$, RefreshCycles $=4096$ then
at SYSCLK $=51.84 \mathrm{MHz}, \mathrm{T}_{\text {empty }}=25.3125, \mathrm{~T}_{\text {empty(i) }}=25, \mathrm{~T}_{\text {empty(f) }}=80$
at SYSCLK $=60 \mathrm{MHz}, \quad \mathrm{T}_{\text {empty }}=29.2968, \mathrm{~T}_{\text {empty(i) }}=29, \mathrm{~T}_{\text {empty(f) }}=76$
This renders $\mathrm{PCR}_{\text {empty }}=64000$ [cells/s] in both cases.
In case additional bandwidth needs to be reserved (e.g. for multicast operation in subsequent devices), a second maximum condition for parameter $\mathrm{T}_{\text {emptymc }}$ can be derived depending on the empty cell rate required for multicast bandwidth reservation.
The cell rate for the empty cell cycles $\mathrm{PCR}_{\text {empty }}$ is programmed by setting $\mathrm{T}_{\text {empty (i) }}$ and $\mathrm{T}_{\text {empty(f) }}$, referred to as ECIntRate and ECFracRate in the corresponding registers "UECRI/DECRI" on Page 312 and "UECRF/DECRF" on Page 313.

### 4.2.2.5 Programming the PCR Limiter

For each logical queue, an optional peak rate shaper can be programmed.
Each cell passing the PCR limiter needs at least 2 cell cycles to emit. This limits the maximum PCR that can be shaped to:

$$
\begin{equation*}
\mathrm{PCR}_{\text {RSmax }}=\frac{\text { SYSCLK }}{32} \times \frac{1}{2} \quad[\text { cells } / \mathrm{s}] \tag{13}
\end{equation*}
$$

The resolution of the PCR limiter is determined by the global parameter TstepC, common for all shapers in an ABM-P core.

TstepC is configured per direction by the field TstepC[2:0] described in "USCONF/ DSCONF" on Page 295. Internally the shaper use a derived value Tstep with the following interpretation:

$$
\begin{equation*}
\text { Tstep }=2^{\text {TstepC - } 8} \tag{14}
\end{equation*}
$$

This renders Tstep in the range $1 / 2 \ldots 1 / 256$.
Smaller values for TstepC and in consequence Tstep imply lower shaping rates.
Given a particular TP, the resulting PCR shaping rate is calculated as follows:

$$
\begin{equation*}
\mathrm{PCR}_{\mathrm{RS}}=\frac{\text { SYSCLK }}{32} \times \mathrm{Tstep} \times \frac{64}{\mathrm{TP}} \tag{15}
\end{equation*}
$$

Vice versa, for a given PCR, the corresponding TP value is calculated as:

$$
\begin{equation*}
\mathrm{TP}=\left\lceil\frac{\mathrm{SYSCLK}}{32} \times \mathrm{Tstep} \times \frac{64}{\mathrm{PCR}_{\mathrm{RS}}}\right\rceil \tag{16}
\end{equation*}
$$

The value of parameter TP is constrained internally to:

$$
\begin{equation*}
T P \leq 2^{16}-2^{6} \tag{17}
\end{equation*}
$$

Therefore, $\mathrm{TP}_{\max }=65472$.
Though possible to specify, very low values of TP do not make much sense, because the shaper is limited by $\mathrm{PCR}_{\text {RSmax }}$ in any case (see Equation (13)). Together with Equation (15) this leads to the following constraint on TP:

$$
\begin{equation*}
T P \geq \max (1, \text { Tstep } \times 128) \tag{18}
\end{equation*}
$$

The following special case must be considered:
TP = 0 disables the shaper, connecting the queue directly to the level 1 schedulers (RR / WFQ).

Table 4-4 shows minimum PCR shaper rates for all the possible values of TstepC calculated at a SYSCLK of 51.84 MHz and 60 MHz with TPmax and Equation (15).

Table 4-4 Minimum Shaper Rates as a Function of TstepC and SYSCLK

| TstepC | 1/Tstep | SYSCLK = 51.84 [MHz] |  | SYSCLK = 60 [MHz] |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{PCR}_{\text {RSmin }}$ [cells/s] | $\mathbf{P B R}_{\text {RSmin }}$ $[\mathrm{bit} / \mathrm{s}]$ | $\mathbf{P C R}_{\text {RSmin }}$ [cells/s] | $\mathbf{P B R}_{\text {RSmin }}$ [bit/s] |
| 0 | 256 | 6.185 | 2622 | 7.160 | 3036 |
| 1 | 128 | 12.371 | 5245 | 14.320 | 6072 |
| 2 | 64 | 24.743 | 10491 | 28.639 | 12143 |
| 3 | 32 | 49.487 | 20982 | 57.278 | 24286 |
| 4 | 16 | 98.975 | 41965 | 114.555 | 48572 |
| 5 | 8 | 197.950 | 83930 | 229.110 | 97143 |
| 6 | 4 | 395.900 | 167861 | 458.219 | 194285 |
| 7 | 2 | 791.800 | 335723 | 916.437 | 388569 |

The accuracy of the shaping rate is defined as:

$$
\begin{equation*}
\mathrm{acc}_{\mathrm{PCR}}=\frac{\mathrm{PCR}_{\text {in }}-\mathrm{PCR}_{\text {out }}}{\mathrm{PCR}_{\text {out }}} \tag{19}
\end{equation*}
$$

with $\mathrm{PCR}_{\text {in }}$ denoting the desired $P C R$ and $\mathrm{PCR}_{\text {out }}$ denoting the delivered PCR, which is always less than $\mathrm{PCR}_{\text {in }}$.
$\mathrm{PCR}_{\text {out }}$ is calculated by first deriving TP from $\mathrm{PCR}_{\text {in }}$ in Equation (16) and then substituting TP in Equation (15).
The accuracy improves towards lower shaping rates and higher values of TstepC.
Note: The improvement is not monotonic and depends on the rounding error made at the calculation of TP. However, from the formulas given above, it can be deduced that the accuracy is always better than:

$$
\begin{equation*}
\operatorname{acc}_{\mathrm{PCR}} \leq \frac{\mathrm{PCR}_{\text {in }}}{2 \times \mathrm{SYSCLK} \times \text { Tstep }} \tag{20}
\end{equation*}
$$

ABM-P
PXF 4336 V1.1
Operational Description
Table 4-5 shows the accuracy of the shaping rate at some characteristic rates for three selected values of TstepC.

Table 4-5 Shaper Accuracy as a Function of desired PCR and TstepC

| desired <br> PCR | acc $_{\text {PCR }}$ at SYSCLK = 51.84 [MHz] |  |  |
| :--- | ---: | ---: | ---: |
|  | TstepC = 0 | TstepC = 4 | TstepC = 7 |
|  | 0.000059 | not possible | not possible |
| 64 | 0.000138 | not possible | not possible |
| 170 | 0.000271 | 0.000009 | not possible |
| 4830 | 0.001774 | 0.000286 | 0.000007 |
| 101957 | 0.006934 | 0.006934 | 0.001081 |
| 353108 | 0.425621 | 0.034140 | 0.001288 |

Regarding the inevitable jitter (CDV) produced by the rate shaper due to its limited accuracy, it improves towards higher shaping rates and higher values of TstepC.
The value of parameter TP derived above is programmed into the field RateFactor in register "UQPT2T0/DQPT2T0" on Page 302.
Note: A value of 0 in field RateFactor disables both the PCR limiter and the leaky bucket shaper. Values other than 0 in field RateFactor are ignored for queues with an additional leaky bucket shaper enabled. The parameter TP defined there overrides. See Section 4.2.2.6.

### 4.2.2.6 Programming the Leaky Bucket Shaper

Regarding the Leaky Bucket Shaper, the formulas given previously in Section 4.2.2.5 apply accordingly when substituting SCR for PCR and TS for TP.
In addition, given MBS, the parameter tauS is calculated as:

$$
\begin{equation*}
\text { tauS }=(M B S-1) \times\left(\frac{T S-T P}{64}\right) \tag{21}
\end{equation*}
$$

with tauS constrained internally to:

$$
\begin{equation*}
\operatorname{tau} S \leq 2^{16}-2^{10} \tag{22}
\end{equation*}
$$

Therefore, tauS $_{\text {max }}=64512$.

Given a particular tauS, the burst tolerance BT and the corresponding MBS produced by the leaky bucket shaper is calculated as:

$$
\begin{equation*}
\text { BT }=\frac{\text { tauS }}{\text { Tstep }} \times \frac{32}{\text { SYSCLK }} \quad[\mathrm{sec}] \tag{23}
\end{equation*}
$$

and

$$
\begin{equation*}
\text { MBS }=\left\lfloor 1+\frac{\text { tauS } \times 64}{\mathrm{TS}-\mathrm{TP}}\right\rfloor \quad[\text { cells }] \tag{24}
\end{equation*}
$$

The maximum BT has been derived from tauS $\max$ and is shown in Table 4-6 for different values of TstepC and SYSCLK.

Table 4-6 Maximum BT as a Function of TstepC and SYSCLK

|  |  | BT [s] |  |
| ---: | ---: | ---: | ---: |
| TstepC |  | 1/Tstep |  |
|  | SYSCLK = 51.84 [MHz] | SYSCLK = 60 [MHz] |  |
| 0 | 256 | 10.192 | 8.807 |
| 1 | 128 | 5.097 | 4.403 |
| 2 | 64 | 2.548 | 2.201 |
| 3 | 32 | 1.274 | 1.100 |
| 4 | 16 | 0.637 | 0.550 |
| 5 | 8 | 0.318 | 0.275 |
| 6 | 4 | 0.159 | 0.137 |
| 7 | 2 | 0.079 | 0.068 |

Refer to "AVT Context Table: VBR Shaping (Table Layout)" on Page 126 for a detailed description and layout of the parameter fields.

ABM-P PXF 4336 V1.1

Operational Description

### 4.2.2.7 Guaranteed Cell Rates and WFQ Weight Factors

The total WFQ scheduler rate is calculated as follows:

$$
\begin{equation*}
\mathrm{GCR}_{\mathrm{WFQ}}=\mathrm{CCR}_{\mathrm{SB}}-\mathrm{ECR}_{\mathrm{RT}(\mathrm{SB})} \tag{25}
\end{equation*}
$$

with $\mathrm{CCR}_{\mathrm{SB}}$ being the configured SB rate as defined in Section 4.2.2.2 and $E C R_{R T(S B)}$ being the effective cell rate of the high priority RR scheduler in the SB.
$\mathrm{GCR}_{\text {WFQ }}$ is distributed to the queues in proportion to the queue's relative weight factor 1 / $\mathrm{T}_{\mathrm{WFQ}}$.
The guaranteed cell rate for connection i is calculated according to:

$$
\begin{equation*}
\mathrm{GCR}_{\mathrm{i}}=\frac{\mathrm{GCR}_{\mathrm{WFQ}}}{\mathrm{~T}_{\mathrm{WFQ}(\mathrm{i})} \times \sum_{\forall \mathrm{k} \in \text { Active Queues }} 1 / \mathrm{T}_{\mathrm{WFQ}(\mathrm{k})}} \tag{26}
\end{equation*}
$$

with $\mathrm{T}_{\mathrm{WFQ}}$ constrained internally to:

$$
\begin{equation*}
\mathrm{T}_{\mathrm{WFQ}} \leq 2^{14}-2^{6} \tag{27}
\end{equation*}
$$

Therefore, $\mathrm{T}_{\text {WFQmax }}=16320$.
The minimum guaranteed cell rate at a given $\mathrm{GCR}_{\text {WFQ }}$ is therefore:

$$
\begin{equation*}
\mathrm{GCR}_{\text {min }}=\frac{\mathrm{GCR}_{\mathrm{WFQ}}}{\mathrm{~T}_{\mathrm{WFQ}} \mathrm{max}} \tag{28}
\end{equation*}
$$

Assuming a fixed given $\mathrm{GCR}_{\text {min }}$, then for any given $\mathrm{GCR}>=\mathrm{GCR}_{\text {min }}$ the corresponding $\mathrm{T}_{\text {WFQ }}$ can be calculated as:

$$
\begin{equation*}
\mathrm{T}_{\mathrm{WFQ}}=\left\lfloor\frac{\mathrm{GCR}_{\min } \times \mathrm{T}_{\mathrm{WFQ}} \max }{\mathrm{GCR}}\right\rfloor \tag{29}
\end{equation*}
$$

The integer function in equation above selects the next smaller value of the integer $\mathrm{T}_{\mathrm{WFQ}}$, that is to say, the weight factor is higher than required and, thus, the queue is served slightly faster in order to guarantee the rate.
Two special cases must be considered:
$\mathrm{T}_{\mathrm{WFQ}}=0$ is used to assign the queue to the high priority round robin scheduler.
$T_{\text {WFQ }}=16383$ is used to assign the queue to the low priority round robin scheduler.
$\mathrm{T}_{\text {WFQ }}$ is referred to as parameter WFQFactor in the register description "UQPT2T1/ DQPT2T1" on Page 303.

ABM-P PXF 4336 V1. 1

Operational Description

### 4.2.3 ABM-P Configuration Example

In this section, a popular mini-switch scenario (Figure 4-7) is used to describe the most important points for the software configuration of the ABM-P. Among other things, the following fixed assignments can be made in software by the user:

- Assignment of Schedulers to PHYs and programming of Scheduler output rates
- Definition of the necessary traffic classes
- Assignment of the queues to the traffic classes
- Assignment of the queues (QIDs) to the Schedulers (SBIDs)


## Assignment of Schedulers and Programming Output Rates

The ABM-P has 256 Schedulers (128 in the upstream direction and 128 in the downstream direction). In this example each xDSL device is assigned to a separate Scheduler (this guarantees each xDSL device a 2-Mbit/s data throughput without bandwidth restrictions caused by the other xDSL devices); then, 255 xDSL devices can be connected. The 256th Scheduler will be occupied by the E3 uplink to the public network. The assignment of the Schedulers to the PHYs is totally independent and even such a strong asymmetrical structure as in (Figure 4-7) can be supported. The output rates of the Schedulers must be programmed in such a way that the total sum does not exceed 622 $\mathrm{Mbit} / \mathrm{s}$ (payload rate). From the example, the following result is derived: $255 \times 2 \mathrm{Mbit} / \mathrm{s}+$ $1 \times 34 \mathrm{Mbit} / \mathrm{s}=544 \mathrm{Mbit} / \mathrm{s} \leq 622 \mathrm{Mbit} / \mathrm{s}$.


Figure 4-7 ABM-P Application Example: DSLAM

ABM-P PXF 4336 V1.1

## Operational Description

## Definition of Necessary Traffic Classes

The ABM-P allows up to 16 traffic classes to be defined by Traffic Class Table RAM entry via the registers TCTO to TCT3 (see Page 244f). In this example, there are 3 traffic classes:

- CBR (real-time) = traffic class 1
- GFR (non-real-time) $=$ traffic class 2
- UBR (non-real-time) $=$ traffic class 3


## Assignment of the Queues to the Traffic Classes

Each queue must relate to a defined traffic class according to the Queue Configuration Table RAM entry via the $\operatorname{TCID(3:0)~bits~of~the~QCT~table.~}$

## Assignment of the Queues (QIDs) to the Scheduler Blocks (SBIDs)

Every Scheduler Block (SB) possesses a certain number of queues depending on the assignment by the user of the SBID(5:0) bits of register "QCT1" on Page 261. In the example, every ADSL device has four data connections so that four queues per SB are necessary. Each SB of the ABM-P has one real-time queue and an arbitrary number of non-real-time queues. For SB $0 . .254$, indicate that the first queue belongs to Traffic Class 1, the 2nd and 3rd Queue to Traffic Class 2, and the 4th Queue to Traffic Class 3. There are 1020 (1..1020) queues altogether for SB 0..254. The 256th SB must be able to serve the 255 xDSL devices ( 255 SBs and appropriate queues). Thus, SB 255 has $255 \times 2=510$ non-real-time queues as every SB from $0 . .254$ possesses two GFR non-real-time queues (GFR has a guaranteed minimum rate; thus, each GFR queue needs a per VC queueing). The 255 UBR queues of SBs $0 . .254$ need only one UBR queue at the 256th SB as UBR has no guaranteed minimum rate. As every SB has only one realtime queue, the 255 real-time queues from SBs $0 . .254$ flow into the one real-time queue of SB 255. Therefore, SB 256 needs the assignment of 510 (GFR) + 1 (UBR) + 1 (CBR) $=512$ queues.

### 4.2.4 Normal Operation

In normal operation, no microprocessor interaction is necessary as the ABM-P chip does all queueing and scheduling automatically. For maintenance purposes, periodically the microprocessor could read out the counters for buffer overflow events. Some overflow events may also be programmed as interrupts.
The only instance of permanent microprocessor interaction is operation of the dynamic bandwidth allocation protocol. In this case, the microprocessor must permanently check the fill thresholds of the upstream SBs and adjust their output rates accordingly.
In case of static bandwidth allocation, all rate adjustments are made only at connection setup or teardown.

## ABM-P PXF 4336 V1.1

Operational Description

### 4.2.5 Bandwidth Reservation

Due to the WFQ Scheduler concept of the ABM-P, the Connection Acceptance Check (CAC) is very simple:

- Check if the Guaranteed Rate of the connection fits within the spare bandwidth of the Scheduler.

For the definition of the Guaranteed Rate, see Table 3-24. Mathematically, the CAC can be reduced to the following formulas:
For all connections make sure that no overbooking of the configured scheduler output rate $\mathrm{CCR}_{\text {out }}$ occurs, i.e.:

$$
\begin{equation*}
\sum_{i} \mathrm{GCR}_{\mathrm{i}}=\operatorname{CCR}_{\text {out }} \tag{30}
\end{equation*}
$$

For real-time connections, (CBR, rt-VBR) Equation (30) is the only condition required. For non-real-time connections or connections using the WFQ scheduler, additional conditions must be fulfilled.

VBR, ABR and UBR+ connections must be setup in per VC queueing configurations, that is, an empty queue must be found for the connection. The Guaranteed Rate determines the weight of the queue.

### 4.2.5.1 Bandwidth Reservation Example

As an example, an access network multiplexer is assumed with ADSL lines and an E3 uplink. CBR and UBR+ connections are supported. A minimum Guaranteed Rate of $\mathrm{GR}_{\text {min }}=19.2 \mathrm{Kbps}$ is selected. This allows GR up to $314.57 \mathrm{Mbit} / \mathrm{s}$ with increasing granularity for higher values.
This behavior is well suited to the Guaranteed Rates which are minimum or sustainable rates. The values for MCR and SCR will be well below $10 \mathrm{Mbit} / \mathrm{s}$ for public networks. In high speed LANs with high MCR and SCR values, a higher minimum rate could be selected.
Additionally, it is assumed that three types of line interfaces (PHY) exist in the system: $34 \mathrm{Mbit} / \mathrm{s}$ for the uplink, ADSL rates of $8 \mathrm{Mbit} / \mathrm{s}$ downstream, and $0.6 \mathrm{Mbit} / \mathrm{s}$ upstream. For each PHY, a maximum possible weight factor $1 / n$ exists: $n_{\max }=9, n_{\max }=39$, and $n_{\max }$ $=524$, respectively.
Two types of non-real-time connection are defined with Guaranteed Rates of $100 \mathrm{kbit} / \mathrm{s}$ and 20 Kbps with the weight factors $1 / \mathrm{n}, \mathrm{n}_{100}=3146$ and $\mathrm{n}_{20}=15730$, respectively. The 100 Kbps connections would be used for the downstream direction, and the 20 Kbps connections for the upstream direction. Table 4-8 provides the maximum number of connections possible on each PHY.

ABM-P PXF 4336 V1.1

Operational Description
Table 4-8 Number of Possible Connections per PHY

| PHY | GR $=\mathbf{1 0 0}$ Kbps | GR $=\mathbf{2 0}$ Kbps |
| :--- | :--- | :--- |
| $34 \mathrm{Mbit} / \mathrm{s}$ | 349 | 1747 |
| $8 \mathrm{Mbit} / \mathrm{s}$ | 80 | 403 |
| $0.6 \mathrm{Mbit} / \mathrm{s}$ | 6 | 30 |

For example, if the maximum number of connections for each Subscriber is fixed (such as 5 data connections), the queues can be pre-configured for each Subscriber so that only the LCl assignment must be changed when a connection is setup or released.

### 4.2.6 Buffer Reservation

In addition to the bandwidth reservation, buffer space must be assigned by the appropriate setting of discard thresholds.
Figure 4-9 shows an example of threshold configurations for four traffic classes (realtime, nrt-VBR, GFR, UBR).


Figure 4-9 Example of Threshold Configuration

## ABM-P <br> PXF 4336 V1.1

Operational Description

### 4.2.7 Support of Standard ATM Service Categories

The following sections provide some insight into how the ABM-P supports connections belonging to the well known ATM Forum service categories.

### 4.2.7.1 CBR Connections

These connections should use the real-time bypass of the respective scheduler block. However, if two priority levels for real-time connections must be offered, a slightly lower real-time performance can be achieved by using the WFQ scheduler with maximum weight. In this case, the bandwidth must fit into the WFQ scheduler (conditions (1) and (2) in "Bandwidth Reservation" on Page 149).

### 4.2.7.2 rt-VBR Connections

These connections can be treated like CBR connections with a guaranteed cell rate less than or equal to the Peak Cell Rate (PCR). Depending on the behavior of the sources, a statistical benefit could be obtained by reserving less than PCR.
As an example, assume 1000 connections with compressed voice are multiplexed on a link. PCR is 32 Kbps , but on average only 16 Kbps . SCR is 8 Kbps . Hence, instead of reserving $32 \mathrm{Mbit} / \mathrm{s}$ for the ensemble of connections, only $16 \mathrm{Mbit} / \mathrm{s}$ must be reserved. The large number of connections guarantees that the mean sum rate of $16 \mathrm{Mbit} / \mathrm{s}$ is exceeded only with a negligible probability.

### 4.2.7.3 nrt-VBR Connections

For these connections, the three parameters PCR, SCR, and MBS are given. One queue is reserved for each nrt-VBR connection with SCR programmed as the weight of the respective Scheduler queue. The maximum queue size is set to MBS plus approximately 100 cells for cell level bursts. If the buffer space reserved for nrt-VBR connections is set to the sum of all MBS, it is guaranteed that no cell is lost. However, with a large number of nrt-VBR connections, the total reserved buffer can be smaller with a negligible number of cell losses.
For the PCR, no adjustment is necessary as the rates of the queues of a Scheduler always adjust automatically to the maximum possible values.
As an option for network endpoints, for both rt-VBR and nrt-VBR the PCR and SCR may be shaped by the PCR limiter and SCR leaky bucket shaper as described in Chapter 3.4.2.4. This is useful at network boundaries (UNI/NNI) to provide conforming traffic to the subsequent policer.

### 4.2.7.4 ABR Connections

It is recommended that ABR connections be configured with per VC queueing and with the peak rate limiter for the queue enabled. Further on, ABR logical queues are always

## Operational Description

assigned to the WFQ scheduler of the ABM-P. The weight factor of the logical queue is derived from the MCR according to the formulas given in Chapter 4.2.2.7.
The ABM-P in turn guarantees the MCR when per VC queueing is used and the appropriate weight factor is set for the queue. By assigning ABR connections to the WFQ scheduler, fair allocation of available bandwidth in proportion to the MCR is achieved. Connection Acceptance Control (CAC) must assure that no bandwidth overbooking occurs.

In the ABR VS/VD implementation of the ABM-P, BRM cells are inserted within the ACR for the turn-around of RM cells. Out-of-rate RM cell insertion is supported with the dummy cell mechanism.
A backward direction connection must be setup. In Bi-directional Mode, the same queue ID must be chosen in order to make the ABR functions work properly.
Binary ABR marking functions can be performed by programming an appropriate traffic class in the buffer manager. For ABR explicit rate or VS/VD functions, the ERC unit must be programmed accordingly for the same QID.
In Uni-directional Mode, the queue ID value with the toggled LSB must be setup for the backward direction. EFCI marking in forward data cells or CI/NI marking in backward RM cells can be enabled per traffic class.

Note: Also the LCI is toggled in the Uni-directional Mode (see "LCI Translation in MiniSwitch Configurations" on Page 62).

### 4.2.7.5 UBR+ Connections

UBR+ connections are UBR connections with MCR. They must be setup in individual queues with the weight factor guaranteeing the MCR.
To enhance the overall throughput, the EPD/PPD function is enabled.

### 4.2.7.6 GFR Connections

GFR Connections are setup like UBR+ connections with a Guaranteed Rate in individual queues, with the weight factor guaranteeing the rate for the high-priority packets. The threshold for the discard for low-priority packets must be set accordingly.

### 4.2.7.7 UBR Connections

As described in "Bandwidth Reservation" on Page 149, one queue per Scheduler is reserved for UBR connections with the smallest weight assigned. All UBR connections share this queue. EPD/PPD can be enabled as the relevant parameters are stored per connection (LCI table).

ABM-P PXF 4336 V1.1

Operational Description

### 4.2.7.8 Generic Service Classes

Besides the standard ATM Forum service categories, other generic service classes can be flexibly supported by the ABM-P.
Quality of service differentiation in terms of absolute and relative guarantees can be achieved for any traffic stream that is segmentable into the ABM-P cell format.

### 4.2.8 Configuration of ABR Mechanisms

Initialization of the AVT Context RAM entry is required for each ABR connection QID, to initial values as indicated in the respective tables.

### 4.2.8.1 EFCI Marking

Enabled per traffic class together with Relative Rate Marking by setting ABRen=1. No connection specific action required.
EFCI Marking must be globally enabled in the MODE1 register before.

### 4.2.8.2 Relative Rate Marking

Enabled per traffic class together with EFCI Marking by setting ABRen=1. No connection specific action required.
Relative Rate Marking must be globally enabled in the MODE1 register before.

### 4.2.8.3 Explicit Rate Marking

Initialization of the AVT Context RAM according to Table 3-56 "AVT Context Table: ABR-ER Parameter Description" on Page 125

### 4.2.8.4 VS/VD

Initialization of the AVT Context RAM according to Table 3-54 "AVT Context Table: ABR-VS/VD Parameter Description" on Page 121

### 4.2.9 Enhanced Rate Control Unit Initialization

After reset, the ERC unit automatically starts loading the firmware necessary for ABRER and ABR-VS/VD from the external serial EEPROM via the SPI interface.
In either case, firmware download completion is indicated by status bit 'FWDF' (bit 15) in register "ERCCONFO" on Page 338 that can be polled by the external microprocessor. At this time, the ERC will start to run the firmware initialization and selftest routines. Completion of firmware initialization will be reported to the external microprocessor by a message via the ERC microprocessor mailbox (ERCMB0 $=4000_{\mathrm{H}}$, $E R C M B 1=6 A 6 A_{H}$, ERCMB2=6A6A ${ }_{H}$ ).

ABM-P PXF 4336 V1.1

Operational Description
After generating this message, the firmware is fully operative and in its "idle loop". The external microprocessor may:

- Configure global parameters for ABR connections
- Set up connections,
- Modify/monitor connection parameters,
- Teardown connections.


### 4.2.9.1 Firmware Parameter Configuration

For ABR ER and ABR VS/VD operation, some global parameters need to be defined in the Cache RAM of the IOP. These parameters can be read and written via the ERC mailbox registers (see "ERC Mailbox" on Page 113) using the commands CacheVarWrite and CacheVarRead. Refer to "ABR Parameters" on Page 99 for detailed information on ABR parameters.

The parameters Trm, TstepUp, and TstepDn can automatically be copied from the ABM-P registers by the firmware using the InitlOP command. This operation should always be performed after setting the corresponding ABM-P registers and the firmware parameters.

Table 4-10 Firmware Parameters

| Name | Addr | Default | Comment |
| :--- | :--- | :--- | :--- |
| Version | $02_{\mathrm{H}}$ | $0012_{\mathrm{H}}$ | Major (bits 7:4) and minor (bits 3:0) firmware version |
| Trm | $03_{\mathrm{H}}$ | $000 \mathrm{~A}_{\mathrm{H}}$ | Upper time bound for FRM cells, automatically copied <br> from register ERCCONF1 by firmware (default 10 for 100 <br> $\mathrm{ms})$ |
| Mrm | $04_{\mathrm{H}}$ | $0002_{\mathrm{H}}$ | Mrm (2 cells fixed) |
| Nrm | $05_{\mathrm{H}}$ | $0020_{\mathrm{H}}$ | Number of user cells per FRM cell (default 32) |
| CDF | $07_{\mathrm{H}}$ | $0004_{\mathrm{H}}$ | Cutoff Decrease Factor, given in CDF=1/(2 exp n) |
| QLmax | $0 \mathrm{~A}_{\mathrm{H}}$ | $3 \mathrm{BFO}_{\mathrm{H}}$ | Maximum Queue Length (0..16383 cells). ABR VS/VD <br> only: If Qlength exceeds QLmax CI and NI are set in RM <br> cells, if Qlength falls below QLmax CI is reset. |
| QLdelta | $0 \mathrm{~B}_{\mathrm{H}}$ | $0200_{\mathrm{H}}$ | Queue Length Delta (0..QLmax). ABR VS/VD only: If <br> Qlength falls below QLmax-Qconst NI is reset in RM cells. |
| SysCIkLo | $0 \mathrm{C}_{\mathrm{H}}$ | $8700_{\mathrm{H}}$ | ABM-P core clock low word (default 60 MHz) |
| SysCIkHi | 0 D | $0393_{\mathrm{H}}$ | ABM-P core clock high word (default 60 MHz) |
| TstepUp | $12_{\mathrm{H}}$ | $0004_{\mathrm{H}}$ | Time Base for Rate Shaper upstream, automatically <br> copied from register USCONF/DSCONF by firmware. |

## ABM-P

 PXF 4336 V1.1Operational Description

| TstepDn | $13_{\mathrm{H}}$ | $0004_{\mathrm{H}}$ | Time Base for Rate Shaper downstream, automatically <br> copied from register USCONF/DSCONF by firmware. |
| :--- | :--- | :--- | :--- |
| DummyQ | $14_{\mathrm{H}}$ | $0000_{\mathrm{H}}$ | Dummy Queue for Out-of-Rate RM cell insertion (VS/VD) <br> $(0$ - disabled) |

4.2.9.2 ERC Operation Modes Overview

Table 4-11 Operation Modes per Connection

| Enhanced Rate Control (ERC) Enabled |  |  |  |  |  |  |  |  | ERCoff |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ABR Mode |  |  |  |  |  |  |  | VBR <br> Mode |  |
| ABR Switch Mode (ER) |  |  |  |  |  | ABR VS/VD Mode |  |  |  |
| Forward RM cell Update |  | Backward RM cell Update |  |  |  |  |  |  |  |
|  |  | Bi-directional ABR |  | Mini- <br> Mod <br> i) up core <br> ii) bo | itch BR am y cores |  |  |  |  |
| $\overline{\mathrm{RSC}}$ on | $\begin{aligned} & \text { RSC } \\ & \text { off } \end{aligned}$ | $\begin{aligned} & \text { RSC } \\ & \text { on } \end{aligned}$ | $\begin{aligned} & \text { RSC } \\ & \text { off } \end{aligned}$ | $\begin{aligned} & \text { RSC } \\ & \text { on } \end{aligned}$ | $\begin{aligned} & \text { RSC } \\ & \text { off } \end{aligned}$ |  |  |  |  |

Note: Uni-directional mode is not supported by first firmware version.

ABM-P PXF 4336 V1.1

## Operational Description

### 4.3 Connection Teardown Example

## Teardown of Queues

Disabling a queue via the queue-disable bit does not clear the cells in the queue, but:

- The acceptance of the queue for new cells is disabled
- The queue is still served, but the cells are discarded internally

Normally, at the time a queue is cleared, there will be no more cells in the queue. This can be checked by reading the queue length. In case of a highly filled queue which is served slowly, the time to empty the queue could be long. To deplete the queue more quickly, its weight can be increased temporarily. However, because the discarded cells produce idle times on the UTOPIA output, the chosen weight factor should not be too high.

### 4.4 AAL5 Packet Insertion/Extraction

Refer to Chapter 3.2.4 for a more general description.

### 4.4.1 AAL5 Packet Insertion

First, the header octets are assembled from the VPI, VCI and/or LCI and written to the corresponding registers UA5TXHD0/DA5TXHD0 and UA5TXHD1/DA5TXHD1. The CPCS-UU and CPI are also provided to register UA5TXTR/DA5TXTR. The packet payload length is written to UA5TXCMD/DA5TXCMD together with the AAL5EN flag. Four octets of payload are written to the two data registers UA5TXDAT0/DA5TXDAT0 and UA5TXDAT1/DA5TXDAT1. The Status register UA5SARS/DA5SARS should be read afterwards to check the current state of the assembly unit. The assembly of the cells is done without interaction of the microprocessor.

### 4.4.2 AAL5 Packet Extraction

If an AAL5 interrupt indicates that an AAL5 packets has arrived first the cell header should be read. Before each access to the data registers the status register UA5SARS/ DA5SARS should be read to get the current status of the extraction unit.

As long as the AAL5 status register does not indicate End of Packet (PE), the payload can be received from the data registers UA5RXDAT0/DA5RXDAT0 and UA5RXDAT1/ DA5RXDAT1. This data registers should always be read together. If the PE flag is set the next read accesses to the both data registers will return the last payload octets. After this access the Status register still contains the PE flag but additionally a length information of the packet stored in the OV flags. Again the data registers are read to get the trailer of the packet (CPCS-UU and CPI) and the Status Byte. Depending on the packet length there are four possibilities for the mapping of these octets to the two data registers, indicated by the OV flags. The four cases are depicted in Figure 4-12.

ABM-P PXF 4336 V1.1

## Operational Description

| $\mathrm{OV}=00_{\text {B }}$ |  | RXDATO |  | RXDAT1 |  | RXDATO |  | RXDAT1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | n | CPCSUU | CPI | Status | - | - | - | - |
| $\mathrm{OV}=01_{\text {B }}$ |  | RXDATO |  | RXDAT1 |  | RXDATO |  | RXDAT1 |  |
|  |  | $\mathrm{n}-1$ | n | $\begin{array}{\|c\|} \hline \text { CPCS- } \\ \text { UUC } \end{array}$ | CPI | Status | - |  | - |
| $\mathrm{OV}=10_{\mathrm{B}}$ |  | RXDATO |  | RXDAT1 |  | RXDATO |  | RXDAT1 |  |
|  |  | n -2 | $\mathrm{n}-1$ |  | CPCS- | CPI | Status | - | - |
| $\mathrm{OV}=11_{\mathrm{B}}$ |  | RXDATO |  | RXDAT1 |  | RXDATO |  | RXDAT1 |  |
|  |  | n -3 | n-2 | n -1 | n | CPCSUU | CPI | Status | - |
|  |  | = 1 |  |  |  | $\begin{aligned} & \mathrm{E}=1 \\ & \mathrm{~V}=\mathrm{valid} \end{aligned}$ |  |  |  |

Figure 4-12 AAL5 Extraction: End of packet, Trailer and Status Byte
The Status Byte returns some information about the received packet:

| Bit | it 7 | 6 |  | 4 | 3 | $2$ | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | unused |  | END | ICHN | CLP | CGST | UUE | CPIE |

Table 4-13 AAL5 Status Byte

| Flag | Description |
| :--- | :--- |
| END | Error bit. Set if a cell with a different header is received before the end of a <br> packet. Should not occur if VC merge is used, but the user might have a <br> programming error. |
| ICHN | Invalid channel number. Indicates a change of the cell header before end <br> of packet. |
| CLP | CLP=1 in at least one cell of the packet |
| CGST | Congestion occurred, i.e. PT(1)=1 in at least one cell of the packet |
| UUE | CPCS-UU value is not 0; no other action |
| CPIE | CPI value is not 0; no other action |
| Data Sheet | 157 |

Note: If a packet is extracted too slowly, an MUXOV interrupt might occur. To avoid this, either mask the MUXOV interrupt during extraction or reduce the output rate of the scheduler.

### 4.5 Exception Handling

The ABM-P provides a set interrupts classified as:

- Fatal
- Notification
- Normal


## Fatal interrupts

It is recommended to reset the device upon occurrence of a 'fatal interrupt' which is generated by the ABM-P detecting internal consistency violations.

## Notifications/Normal interrupts

- Control interrupts for activation/de-activation of VC-merge groups
- Control interrupts for activation/de-activation of 'dummy' queues
- Control interrupts for DBA threshold crossing information

ABM-P PXF 4336 V1.1

Interface Description

## 5 Interface Description

### 5.1 UTOPIA L2 Interfaces (PHY side)

The UTOPIA Interface to the PHY is ATMF UTOPIA Level 2 and Level 1 compliant. The interface can be configured in Master or Slave Mode. Internal UTOPIA FIFOs guarantee Head-of-Line blocking-free operation in both modes. Each interface direction (receive and transmit) is independently clocked. The PHY side and backplane side UTOPIA Interfaces are identical with minor exceptions as described in the subsequent chapters.

### 5.1.1 URXU: UTOPIA Receive Upstream (PHY side)

The UTOPIA Receive Interface supports up to 48 PHY addresses that can be individually enabled. In Master Mode and Slave Mode, 48 PHYs are supported in four groups (4*12 scheme).
Note: In Slave Mode, the interface responds to all enabled port addresses.


Figure 5-1 UTOPIA Receive Upstream Master Mode


Figure 5-2 UTOPIA Receive Upstream Slave Mode

## ABM-P PXF 4336 V1.1

## Interface Description

## Head of Line Blocking Avoidance

The internal Cell Handler Unit accepts any cell from the common UTOPIA receive FIFO to either accept the cell or discard the cell depending on threshold decisions. Thus, no HOL blocking can occur. Optionally, internal thresholds can be enabled to generate backpressure to UTOPIA port groups in a fixed scheme:

- Threshold 0 effects ports $\{0,4,8,12,16,20,24,28,32,36,40,44\}$
- Threshold 1 effects ports $\{1,5,9,13,17,21,25,29,33,37,41,45\}$
- Threshold 2 effects ports $\{2,6,10,14,18,22,26,30,34,38,42,46\}$
- Threshold 3 effects ports $\{3,7,11,15,19,23,27,31,35,39,43,47\}$

In case of pending backpressure, a specific port reacts in the same way as being disabled:

- Master Mode:

A backpressured (or disabled) port is deleted from the polling scheme.

- Slave Mode:

A backpressured (or disabled) port does not generate a cell available signal indication.
Note: The internal backpressure does only effect the polling/response scheme. The UTOPIA receive FIFO is served in any case to avoid HOL blocking.

### 5.1.2 UTXD: UTOPIA Transmit Downstream (PHY side)

The UTOPIA transmit interface supports up to 48 PHY addresses that can be individually enabled.
In Master Mode, 48 PHYs are supported in four groups (4*12 scheme).
In Slave configuration, two polling modes are supported:

- Up to 48 Ports in 4 groups ( $4^{*} 12$ scheme)
- Up to 31 Ports in 1 group ( $1^{*} 31$ scheme)

Note: In Slave Mode, the interface responds to all enabled port addresses in either scheme.

A cell buffer pool of 64 cells is provided for UTOPIA port specific queues. The number of enabled ports determines the queue length that can be configured. At least one cell buffer per queue is provided.


Figure 5-3 UTOPIA Transmit Downstream Master Mode


Figure 5-4 UTOPIA Transmit Downstream Slave Mode

## Head of Line Blocking Avoidance

The internal Cell Handler Unit forwards cells to UTOPIA port-specific queues. In case of a filled queue, queue-specific backpressure is signalled to all schedulers that are associated to that queue/port prohibiting further cell emits. Thus no HOL blocking can occur.

### 5.1.3 UTOPIA Port/Address Mapping (PHY side)

Table 5-1 describes the mapping of UTOPIA addresses and groups to port numbers.
Table 5-1 Port/Address Mapping

| Port Number | Group 0 |  | Group 1 | Group 2 | Group 3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Address | Slave Mode 1*31 | Slave Mode 4*12 and Master Modes |  |  |  |
| 30 | 30 | - | - | - | - |
| ... | ... | ... | ... | ... | ... |
| 12 | 12 | - | - | - | - |
| 11 | 11 | 11 | 23 | 35 | 47 |
| 10 | 10 | 10 | 22 | 34 | 46 |
| 9 | 9 | 9 | 21 | 33 | 45 |
| 8 | 8 | 8 | 20 | 32 | 44 |
| 7 | 7 | 7 | 19 | 31 | 43 |
| 6 | 6 | 6 | 18 | 30 | 42 |
| 5 | 5 | 5 | 17 | 29 | 41 |
| 4 | 4 | 4 | 16 | 28 | 40 |
| 3 | 3 | 3 | 15 | 27 | 39 |
| 2 | 2 | 2 | 14 | 26 | 38 |
| 1 | 1 | 1 | 13 | 25 | 37 |
| 0 | 0 | 0 | 12 | 24 | 36 |

### 5.1.4 Functional UTOPIA Timing (PHY side)

The functional timing is compatible to ATMF UTOPIA Level 2 standard [4] and ATMF UTOPIA Level 1 standard [3] respectively.

## Remark 1

The ABM-P UTOPIA Interfaces in Master Mode always introduce at least 1 idle clock between transmission or reception of subsequent ATM cells.

## Remark 2

The ABM-P UTOPIA Interfaces in Level 1 Slave Mode do not support constant active enable signals UTXENBi/URXENBi ( $\mathrm{i}=\{\mathrm{D}($ Downstream); $\mathrm{U}($ Upstream $)\}$ ).
The enable signals must be deasserted with each cell cycle.

ABM-P PXF 4336 V1.1

Interface Description

### 5.1.5 UTOPIA Master Mode Polling Scheme (PHY side)

The polling scheme is based on a port priority list. A serviced port is automatically moved to the end of the priority list. The priority list port sequence is based on incrementing addresses; for a given address, the port numbers are in increasing order:

Table 5-2 Port Polling Sequence

| Address | 0 |  |  |  | 1 |  |  |  | 2 |  |  |  | 3 |  |  |  | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sequence | 0 | 12 | 24 | 36 | 1 | 13 | 25 | 37 | 2 | 14 | 26 | 38 | 3 | 15 | 27 | 39 | 4 |
| Priority | decreasing priority -> |  |  |  |  | - | 은 ¢ ¢ ¢ | decreasing priority -> |  |  |  |  |  |  |  |  |  |

## Example

Assume Port 25 (printed bold in example pattern) is at the top of the priority list and gets serviced. Now, the list top pointer is moved to the next entry which is Port 37 (i.e. Port 25 becomes the end of the list).

Note: Disabled or internally backpressured ports are deleted from the priority list.
Polling operation of Receive and Transmit interfaces is independent of each other.

ABM-P PXF 4336 V1.1

Interface Description

### 5.1.6 UTOPIA Cell Format (PHY side)

The following sections describe the cell format expected by the ABM-P, depending on the selected mapping mode. Transmitted cells have the same format.
The ABM-P may modify user-cell field 'EFCI' and the LCI field (VC-Merge function), depending on the configuration. In OAM cells, bits 'Cl' and ' Nl ' as well as Function Specific fields may be modified. For internal use, also field UDF2 may be modified. The CRC10 field gets recalculated accordingly.

### 5.1.6.1 UTOPIA Level 2 Standard Cell Formats

Table 5-3 Standardized UTOPIA Level 2 Cell Format (16-bit)

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | VPI(11:0) |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{VCl}(15: 12)$ |  |  |  |
| 1 | $\mathrm{VCl}(11: 0)$ |  |  |  |  |  |  |  |  |  |  |  | PT(2:0) |  |  | CLP |
| 2 | UDF1 |  |  |  |  |  |  |  | UDF2 |  |  |  |  |  |  |  |
| 3 | Payload Octet 1 |  |  |  |  |  |  |  | Payload Octet 2 |  |  |  |  |  |  |  |
| 4 | Payload Octet 3 |  |  |  |  |  |  |  | Payload Octet 4 |  |  |  |  |  |  |  |
| ... | : |  |  |  |  |  |  |  | : |  |  |  |  |  |  |  |
| 26 | Payload Octet 47 |  |  |  |  |  |  |  | Payload Octet 48 |  |  |  |  |  |  |  |

Note: All Fields According to Standards, Unused Octets Shaded
Table 5-4 Standardized UTOPIA Level 2 Cell Format (16-bit): OAM Cells

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | VPI(11:0) |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{VCl}(15: 12)$ |  |  |  |
| 1 | $\mathrm{VCl}(11: 0)$ |  |  |  |  |  |  |  |  |  |  |  | PT(2:0) |  |  | CLP |
| 2 | UDF1 |  |  |  |  |  |  |  | UDF2 |  |  |  |  |  |  |  |
| 3 | OAM Type(3:0) |  |  |  | Function Type(3:0) |  |  |  |  | Function Specific Octet 1 |  |  |  |  |  |  |
| 4 | Function Specific Octet 2 |  |  |  |  |  |  |  |  | Function Specific Octet 3 |  |  |  |  |  |  |
| ... | : |  |  |  |  |  |  |  |  | . |  |  |  |  |  |  |
| 25 | Function Specific Octet 44 |  |  |  |  |  |  |  |  | Function Specific Octet 45 |  |  |  |  |  |  |
| 26 | Reserved |  |  |  |  |  |  |  |  | CRC10 |  |  |  |  |  |  |

Note: All fields according to standards, unused octets are shaded.

ABM-P PXF 4336 V1.1

Interface Description

### 5.1.6.2 LCI Mapping Mode: VPI Mode

In Mapping Mode 'VPI', the ABM-P expects a 12-bit local connection identifier in the location of the VPI field. Mapping Mode 'VPI' is configured via bit field LCIMOD(1:0)='00' in Register "MODE1" on Page 373.
Table 5-5 Standardized UTOPIA Level 2 Cell Format (16-bit)

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LCl(11:0) |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{VCl}(15: 12)$ |  |  |  |
| 1 | $\mathrm{VCl}(11: 0)$ |  |  |  |  |  |  |  |  |  |  |  | PT(2:0) |  |  | CLP |
| 2 | UDF1 |  |  |  |  |  |  |  | UDF2 |  |  |  |  |  |  |  |
| 3 | Payload Octet 1 |  |  |  |  |  |  |  | Payload Octet 2 |  |  |  |  |  |  |  |
| 4 | Payload Octet 3 |  |  |  |  |  |  |  | Payload Octet 4 |  |  |  |  |  |  |  |
| ... | : |  |  |  |  |  |  |  | : |  |  |  |  |  |  |  |
| 26 | Payload Octet 47 |  |  |  |  |  |  |  | Payload Octet 48 |  |  |  |  |  |  |  |

### 5.1.6.3 LCI Mapping Mode: VCI Mode

In Mapping Mode 'VCl', the ABM-P expects a 16-bit local connection identifier in the location of the VCl field. Mapping mode ' VCl ' is configured via bit field $\operatorname{LCIMOD}(1: 0)=$ '01' in Register "MODE1" on Page 373.
Table 5-6 Standardized UTOPIA Level 2 Cell Format (16-bit)

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{VPI}(11: 0) \quad \mathrm{LCl}(15: 12)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 | UDF1 |  |  |  |  |  |  |  | UDF2 |  |  |  |  |  |  |  |
| 3 | Payload Octet 1 |  |  |  |  |  |  |  | Payload Octet 2 |  |  |  |  |  |  |  |
| 4 | Payload Octet 3 |  |  |  |  |  |  |  | Payload Octet 4 |  |  |  |  |  |  |  |
| ... | : |  |  |  |  |  |  |  | : |  |  |  |  |  |  |  |
| 26 | Payload Octet 47 |  |  |  |  |  |  |  | Payload Octet 48 |  |  |  |  |  |  |  |

Since the ABM-P supports 16 K connections, the MSB bits 15 and 14 of the LCI must match the selected quarter segment. Otherwise, the cells are automatically forwarded to the global real time bypass queue (Queue 0 ) and may be handled by a subsequent ABM-P device.

ABM-P PXF 4336 V1.1 Interface Description

### 5.1.6.4 LCI Mapping Mode: Infineon Mode

In Mapping Mode 'Infineon', the ABM-P expects a 16-bit local connection identifier in the location of the VPI field and the UDF1 byte as shown below. Mapping Mode 'Infineon' is configured via bit field LCIMOD(1:0)='10' in Register "MODE1" on Page 373.
Table 5-7 Standardized UTOPIA Level 2 Cell Format (16-bit)

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LCl(11:0) |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{VCl}(15: 12)$ |  |  |  |
| 1 | VCI(11:0) |  |  |  |  |  |  |  |  |  |  |  | PT(2:0) |  |  | CLP |
| 2 | LCII |  | transparent |  |  |  | LCI(15:14) |  | UDF2 |  |  |  |  |  |  |  |
| 3 | Payload Octet 1 |  |  |  |  |  |  |  | Payload Octet 2 |  |  |  |  |  |  |  |
| 4 | Payload Octet 3 |  |  |  |  |  |  |  | Payload Octet 4 |  |  |  |  |  |  |  |
| ... | : |  |  |  |  |  |  |  | : |  |  |  |  |  |  |  |
| 26 | Payload Octet 47 |  |  |  |  |  |  |  | Payload Octet 48 |  |  |  |  |  |  |  |

Since the ABM-P supports 16 K connections, the MSB bits 15 and 14 of the LCI must match the selected quarter segment. Otherwise the cells are automatically forwarded to the global real time bypass queue (Queue 0 ) and may be handled by a subsequent ABM-P device.

### 5.1.6.5 LCI Mapping Mode: Address Reduction Mode

In Mapping Mode 'Address Reduction', the ABM-P generates a 16-bit local connection identifier based on the marked bit fields. Mapping Mode 'Address Reduction' is configured via bit field LCIMOD(1:0)='11' in Register "MODE1" on Page 373.
Table 5-8 Standardized UTOPIA Level 2 Cell Format (16-bit)

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | VPI(11:0) |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{VCl}(15: 12)$ |  |  |  |
| 1 | VCI(11:0) |  |  |  |  |  |  |  |  |  |  |  | PT(2:0) |  |  | CLP |
| 2 | transp. |  | optional PNUT(5:0) |  |  |  |  |  | UDF2 |  |  |  |  |  |  |  |
| 3 | Payload Octet 1 |  |  |  |  |  |  |  | Payload Octet 2 |  |  |  |  |  |  |  |
| 4 | Payload Octet 3 |  |  |  |  |  |  |  | Payload Octet 4 |  |  |  |  |  |  |  |
| $\ldots$ | : |  |  |  |  |  |  |  | : |  |  |  |  |  |  |  |
| 26 | Payload Octet 47 |  |  |  |  |  |  |  | Payload Octet 48 |  |  |  |  |  |  |  |

To generate an Local Connection Identifier (LCI), programmable parts of the fields VCI and VPI optionally supplemented by the UTOPIA port number can be used as basis. The UTOPIA port number is internally provided either by side-band signals (no modifications to ATM cell) or mapped into either the UDF2 field of the cells. In this case, the respective UDF2 field is not transparent.
Address Reduction Mode is described in Chapter 3.2.5.

### 5.2 UTOPIA L2 Interface (Backplane side)

### 5.2.1 URXD: UTOPIA Receive Downstream (Backplane side)

The UTOPIA Receive Downstream Interface is identical to the UTOPIA Receive Upstream Interface as described in Chapter 5.1.1.

## Standard Exceeding UTOPIA Feature

To support system architectures that require a bandwidth overprovisioning from the backplane, the URXD can be operated up to 60 MHz which corresponds to a data rate of $795 \mathrm{Mbit} / \mathrm{s}$ received from the backplane. This provides an overprovisioning factor of 1.32 to OC 12 data rate on the line side as described in Chapter 3.1.1.

### 5.2.2 UTXU: UTOPIA Transmit Upstream (Backplane side)

The UTOPIA Transmit Upstream Interface is identical to the UTOPIA Transmit Downstream Interface as described in Chapter 5.1.2.

### 5.2.3 UTOPIA Port/Address Mapping (Backplane side)

The UTOPIA Port/Address mapping (Backplane side) is identical to the UTOPIA Port/ Address Mapping as described in Chapter 5.1.3.

### 5.2.4 Functional UTOPIA Timing (Backplane side)

The functional timing is compatible to ATMF UTOPIA Level 2 standard [4] and ATMF UTOPIA Level 1 standard [3] respectively.

## Remark 1

The ABM-P UTOPIA Interfaces in master mode always introduce at least 1 idle clock between transmission or reception of subsequent ATM cells.

## Remark 2

The ABM-P UTOPIA Interfaces in Level 1 Slave Mode do not support constant active enable signals $\overline{U T X E N B} \mathrm{i} /$ URXENBi $(\mathrm{i}=\{\mathrm{D}$ (Downstream); U(Upstream) $\}$ ).
The enable signals must be deasserted with each cell cycle.

### 5.2.5 UTOPIA Master Mode Polling Scheme (Backplane side)

The UTOPIA Polling scheme (Backplane side) is identical to the UTOPIA Polling scheme as described in Chapter 5.1.5.

### 5.2.6 UTOPIA Cell Format (Backplane side)

The UTOPIA Polling scheme (Backplane side) is identical to the UTOPIA Polling scheme as described in Chapter 5.1.6.

### 5.3 MPI: Microprocessor Interface

The ABM-P Microprocessor Interface is a generic asynchronous 16-bit slave-only interface that supports Intel and Motorola style control signals. The interface is 'ready' signal controlled.

### 5.3.1 Intel Style Write Access



Figure 5-5 Intel Style Write Access

ABM-P PXF 4336 V1.1 Interface Description

### 5.3.2 Intel Style Read Access



Figure 5-6 Intel Style Read Access

### 5.3.3 Motorola Style Write Access



Figure 5-7 Motorola Style Write Access

### 5.3.4 Motorola Style Read Access



Figure 5-8 Motorola Style Read Access

### 5.3.5 Interrupt Signals

The ABM-P asserts its interrupt signals $\overline{\text { MPINT and } \overline{\text { MPINTD }} \text { if non-masked interrupt }}$ events are pending in the respective interrupt status registers. Interrupt signals are deasserted in case all events are cleared by writing ' 1 ' to pending interrupt bits (e.g. write $0 \times \mathrm{XFFF}_{\mathrm{H}}$ to the respective Interrupt Status Register). This allows edge sensitive interrupt implementations.
Interrupt signals are of type 'Open Drain' to allow wired-or implementations sharing one interrupt signal with other devices.

ABM-P PXF 4336 V1.1 Interface Description

### 5.4 External RAM Interfaces

### 5.4.1 RAM Configurations

The ABM-P device uses synchronous dynamic RAM (SDRAM) for the storage of ATM cells and synchronous static RAM (SSRAM) for the storage of cell pointers. Two SDRAM Interfaces and one SSRAM Interface are provided. Each of the two SDRAM Interfaces is associated with one of the ABM Cores. The SSRAM Interface is shared by both ABM-P Cores. All RAM Interfaces are operated with the system clock provided by the ABM-P:

Table 5-9 External RAM Sizes

| Cell Pointer SSRAM | Min. <br> Required Upstream Cell SDRAM | Min. <br> Required <br> Downstream Cell SDRAM | UBMTH | Upstream Buffer | DBMTH | Downstream Buffer |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { e.g. } \\ & 512 \mathrm{k} \times 32 \text { bit } \end{aligned}$ | $\begin{aligned} & 128 \mathrm{Mb} \\ & \text { e.g. } \\ & 2^{\star}\left(4 \mathrm{Mb}^{\star} 16\right) \end{aligned}$ | $\begin{aligned} & 128 \mathrm{Mb} \\ & \text { e.g. } \\ & 2^{*}\left(4 \mathrm{Mb}^{*} 16\right) \\ & \hline \end{aligned}$ | $3 \mathrm{FFFF}_{\mathrm{H}}$ | $\begin{aligned} & 256 \mathrm{~K} \\ & \text { cells } \end{aligned}$ | $3 \mathrm{FFFF} \mathrm{H}_{\mathrm{H}}$ | 256K cells |
| $\begin{aligned} & \text { e.g. } \\ & 256 \mathrm{k} \times 32 \text { bit } \end{aligned}$ | ```64 Mb e.g. 1*(2Mb*32)``` | ```64 Mb``` | $1 \mathrm{FFFF}_{\mathrm{H}}$ | $\begin{aligned} & 128 \mathrm{~K} \\ & \text { cells } \end{aligned}$ | $1 \mathrm{FFFF}_{\mathrm{H}}$ | 128Kk cells |
| $\begin{aligned} & \text { e.g. } \\ & 128 \mathrm{k} \times 32 \mathrm{bit} \end{aligned}$ | 32 Mb | 32 Mb | 0 FFFF H | 64K cells | 0FFFF ${ }_{\text {H }}$ | 64 K cells |
| $\begin{aligned} & \text { e.g. } \\ & 256 \mathrm{k} \times 32 \text { bit } \end{aligned}$ | $\begin{aligned} & 128 \mathrm{Mb} \\ & \text { e.g. } \\ & 2^{*}\left(4 \mathrm{Mb}^{*} 16\right) \end{aligned}$ | none | $3 \mathrm{FFFF}_{\mathrm{H}}$ | 256K cells | $0000{ }_{H}$ | 0 |
| $\begin{aligned} & \text { e.g. } \\ & 128 \mathrm{k} \times 32 \mathrm{bit} \end{aligned}$ | $\begin{aligned} & 64 \mathrm{Mb} \\ & \text { e.g. } \\ & 1 \star\left(2 \mathrm{Mb}^{*} 32\right) \end{aligned}$ | none | $1 \mathrm{FFFF}_{\mathrm{H}}$ | $\begin{aligned} & 128 \mathrm{~K} \\ & \text { cells } \end{aligned}$ | $0000_{\text {H }}$ | 0 |
| ```e.g. 64 k x 32 bit``` | 32 Mb | none | $0 \mathrm{FFFF} \mathrm{H}_{\mathrm{H}}$ | 64K cells | $0000{ }_{H}$ | 0 |

Note: The upstream cell storage RAM must always be connected.

The minimum required width of the cell pointer SSRAM is in the range $16 . .20$ bits depending on the selected Cell Storage Size and additional feature configurations:
Table 5-10 SSRAM Configuration Examples

| Cell Storage RAM <br> cell capacity <br> (each) | Enabled <br> Features | Stored <br> Address <br> Pointer <br> Width | Feature <br> Bits | Min. SSRAM <br> Width |
| :--- | :--- | :--- | :--- | :--- |
| 256 K | VBR.2/3 + <br> EOP marking | 18 | 2 | 20 |
|  | EOP marking | 18 | 1 | 19 |
|  | none | 18 | 0 | 18 |
| 28 K | VBR.2/3 + <br> EOP marking | 17 | 2 | 19 |
|  | EOP marking | 17 | 1 | 18 |
|  | none | 17 | 0 | 17 |
|  | VBR.2/3 + <br> EOP marking | 16 | 2 | 18 |
|  | EOP marking | 16 | 1 | 17 |
|  | none | 16 | 0 | 16 |

Note: VBR. $2 / 3$ represents VBR shaping function 2 and 3 requiring one additional bit storage in the CPR for the CLP bit.
EOP marking represents one additional bit storage in the CPR for End-of-Packet indication required by EPD/PPD and VC-Merge operation.
Table 5-11 gives an example of supported SDRAM configuration:

ABM-P PXF 4336 V1.1

Interface Description

Table 5-11 SDRAM Configuration Examples

| Type | Configuration per Direction |
| :---: | :---: |
| 512k * 32 (4 bank) <br> (64Mb Type) | 1 SDRAM: <br> 8-bit column address <br> 10-bit row address <br> 2-bit bank select <br> Note: This Configuration supports only 128 k cells storage per direction. |
| 1 Mb * 16 (4 bank) (64Mb Types) | 2 SDRAM: <br> 8-bit column address <br> 12-bit row address <br> 2-bit bank select <br> Note: This Configuration supports 256k cells storage per direction. |
| 2Mb * 16 (4 bank) (128Mb Types) | 2 SDRAM: <br> 9-bit column address <br> 12-bit row address <br> 2-bit bank select <br> Note: This Configuration supports 256k cells storage per direction. <br> ( $50 \%$ memory remains unused) |
| 4Mb * 16 (4 bank) (256Mb Types) | 2 SDRAM: <br> 9-bit column address <br> 12-bit row address (13) <br> 2-bit bank select <br> Note: This Configuration supports 256k cells storage per direction. <br> (75\% memory remains unused; one of the 13 memory address bits remains unused) |

Note: Both CSR Interfaces support 8-bit and 9-bit column address width SDRAM types (see register "MODE2" on Page 377).

Table 5-12 gives an example of supported SSRAM configurations:

ABM-P PXF 4336 V1.1 Interface Description

Table 5-12 SSRAM and SDRAM Type Examples

| Type |  |
| :--- | :--- |
| SSRAM | Configuration |
| 1 | Micron MT58V512V32F (flow through) |
| SDRAM | $512 \mathrm{k} * 32$ |
| 1 | Infineon HYB39S64160BT |
| 2 | Infineon HYB39S256160BT |

ABM-P PXF 4336 V1.1

## Interface Description

### 5.5 SPI: Serial Peripheral Interface

Support of ABR-ER and ABR-VS/VD requires firmware that is provided by an external EEPROM. Via the SPI interface the ERC subsystem firmware can be loaded into the internal code RAM during start-up of the device.The SPI Interface supports EEPROMs with an 8 -bit address space. After a system reset, the ABM-P starts reading out the memory contents. Every time four bytes are read out of the EEPROM (starting with byte address $00_{H}$ ), the ABM-P writes the read information into the code RAM.
Table 5-13 gives an example of supported EEPROMs:
Table 5-13 Serial SPI Bus EEPROM Type Example

| Type |  | Configuration |
| :--- | :--- | :--- |
| 1 | STMicroelectronics M95256 | 32 k * 8 |

### 5.5.1 SPI Read Sequence

The ABM-P selects an external EEPROM by pulling $\overline{\text { SPICS }}$ low. The 8 -bit read sequence is transmitted followed by the 8 -bit address. After the read instruction and address is sent, the data stored in the memory at the selected address is shifted in on the SPISI pin. The read operation is terminated by setting SPICS high (see Figure 5-9).


Figure 5-9 SPI Read Sequence

### 5.6 QCI: Queue Congestion Indication Interface

The Queue Congestion Indication Interface provides threshold crossing information of up to 8 k queues of the downstream core. Dedicated queue specific thresholds are internally supervised using a hysteresis. The threshold exceed information is stored in a bit pattern that is accessible via the QCI Interface in a basic HDLC framing.
The QCI Interface supports two modes:

ABM-P PXF 4336 V1.1

Interface Description

- Periodic Frame Mode:

The pattern is periodically transmitted with an HDLC framing. The transmit clock is provided externally.

- Single Step Frame Mode:

A single pattern is transmitted with an HDLC framing if the 'QCITXFRAME' signal is asserted. The transmit clock is provided externally.
The bit-stuffing function is optional. The HDLC frame is transmitted-octet synchronous starting with the 'QCITXFRAME' signal. The 'QCITXFRAME' signal may not be asserted for more than 3 clock cycles. The minimum distance between two frames has to be payload-length $+16+1$ or even more if bitstuffing is used.


Figure 5-10 QCI Interface
The bit-pattern length can be limited to $1 \mathrm{k}, 2 \mathrm{k}, 4 \mathrm{k}$ or 8 k (maximum number of downstream queues). The first data bit of the pattern always represents the threshold status of queue 0 , the second bit represents queue 1 respectively (increasing order).

The CRC16 is not calculated but set fixed to $55 \mathrm{AA}_{\mathrm{H}}$.
Global configuration of the QCI unit is performed in register "DQCIC" on Page 229. The queue specific thresholds are programmed in table QCIT via transfer register "QCIT" on Page 287.

### 5.7 Test Interface

The boundary scan functionality is implemented according to IEEE 1149.1, using a 5 -pin test access port.

### 5.8 Clock and Reset Interface

### 5.8.1 Clocking

The ABM-P supports different clock domains and clock generation configurations. "Clocking System" on Page 55 provides the details.

### 5.8.2 Reset

The Reset signal can be asserted anytime asynchronously to the system clock. After detecting an active reset, the ABM-P starts internal initialization processes and resets all registers to their reset value. Chapter "Reset System" on Page 59 provides the details.
Note: Internal and external RAM initialization must be initiated by software via register "MODE1" on Page 373.

## 6 Memory Structure

The ABM-P is a slave device in relation to the microcontroller bus and provides a set of 256 16-bit wide registers. Internal tables are accessed via dedicated transfer registers (see Figure 7-1). Typically, the register structure is mapped into the memory address space of the local controller.

ABM-P
PXF 4336 V1.1
Register Description

## 7 Register Description

This chapter provides both an overview of the ATM Buffer Manager ABM-P Register Set and detailed register descriptions and Table Access descriptions.

### 7.1 Overview of the ABM-P Register Set

Control and operation of the ABM-P chip can be done by directly configuring Status Registers or, to a large extent, by programming the internal tables. Access to these tables is not direct, but occurs via Transfer Registers and Transfer Commands. Any transfer must be prepared by writing appropriate values to the Transfer Registers. Bit positions named 'don't Write' must be masked by writing 1 to the corresponding bit positions in the Mask Register. This avoids overwriting these table bit positions with the Transfer Register contents, which may cause fatal malfunction. The specific table position which should be modified with the Transfer Register contents is selected via Register WAR. Transfer is started by writing the table address to Register MAR and also setting the 'Start' bit. The ABM-P device will reset the 'Start' bit after transfer completion. The ABM-P contains the following internal tables for configuration:

- LCI Table (LCI)
- Traffic Class Table (TCT)
- Queue Configuration Table (QCT)
- Queue Parameter Table 1 (QPT1)
- Queue Parameter Table 2 (QPT2)
- Scheduler Block Occupancy Table (SBOC)
- Scheduler Block Rate Tables (consisting of 4 tables):
- SCTI Upstream
- SCTI Downstream
- SCTF Upstream
- SCTF Downstream
- Merge Group Table (MGT)
- ABR/VBR Table (AVT)
- Queue Congestion Indication Table (QCIT)

Figure 7-1 gives an overview of all (user accessible) tables and related control/transfer/ mask registers:

## Register Description



Figure 7-1 Table Access Overview
The Status Registers and Transfer Registers are described below in Table 7-2. Offset addresses are 16-bit word addresses. in order to prevent malfunctions and to guarantee upwards compatibility to future versions of the device, performing Write accesses to 'Reserved Register' addresses is not recommended.

ABM-P
PXF 4336 V1.1
Register Description
Internal table entries contain bit fields for internal device operation only. Table 7-1 identifies the color conventions used for the various types of fields described in this register chapter:

Table 7-1 Color Convention for Internal Table Field Illustration

| Color | Meaning |
| :--- | :--- |
|  | Grey shaded fields are 'unused'. Reading these fields will return '0'. |
|  | Green shaded fields require attention by CPU. They can be written or read <br> by CPU; usage depends on the respective field description. Typically <br> green fields must be written for initialization and configuration or read for <br> status query. |
|  | Blue shaded fields require/allow READ attention by CPU. <br> Typically blue fields provide counter or status information. <br> The CPU MUST NOT write to blue fields. |
|  | Red shaded fields are for device internal use only and require NO attention <br> by CPU. <br> The CPU MUST NOT write to red fields. |

Table 7-2 ABM-P Registers Overview

| Addr <br> (hex) | Register | Description | Reset value (hex) | $\mu \mathrm{P}$ | $\begin{array}{\|l\|l} \text { See } \\ \text { page } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cell Flow Test Registers |  |  |  |  |  |
| 01/11 | UCFTST/ DCFTST | Upstream/Downstream Cell Flow Test Registers | 0000 | R/W | 194 |
| SDRAM Configuration Registers |  |  |  |  |  |
| 02/12 | URCFG/ DRCFG | Upstream/Downstream SDRAM Configuration Registers | 0033 | R/W | 195 |
| 03/13 | - | Reserved Register | 0000 | R | - |
| 04/14 | - | Reserved Register | 0000 | R | - |
| Cell Insertion/Extraction and AAL5 Control Registers |  |  |  |  |  |
| 05/15 | UA5TXHDO/ DA5TXHDO | Upstream/Downstream AAL5 Transmit Header 0 Registers | 0000 | R/W | 196 |
| 06/16 | UA5TXHD1/ DA5TXHD1 | Upstream/Downstream AAL5Transmit Header 1 Registers | 0000 | R/W | 198 |
| 07/17 | UA5TXDAT0/ DA5TXDAT0 | Upstream/Downstream AAL5Transmit Data 0 Registers | 0000 | R/W | 200 |

ABM-P
PXF 4336 V1.1
Register Description
Table 7-2 ABM-P Registers Overview (cont'd)

| Addr <br> (hex) | Register | Description | Reset value (hex) | $\mu \mathrm{P}$ | $\begin{array}{\|l} \hline \begin{array}{l} \text { See } \\ \text { page } \end{array} \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 08/18 | UA5TXDAT1/ DA5TXDAT1 | Upstream/Downstream AAL5 Transmit Data 1 Registers | 0000 | R/W | 201 |
| 09/19 | UA5TXTR/ DA5TXTR | Upstream/Downstream AAL5 Transmit Trailer Registers | 0000 | R/W | 202 |
| 0A/1A | UA5TXCMD/ DA5TXCMD | Upstream/Downstream AAL5 Transmit Command Registers | 0000 | R/W | 203 |
| 0B/1B | UA5RXHDO/ DA5RXHDO | Upstream/Downstream AAL5 Receive Header 0 Registers | 0000 | R/W | 204 |
| 0C/1C | UA5RXHD1/ DA5RXHD1 | Upstream/Downstream AAL5 Receive Header 1 Registers | 0000 | R/W | 206 |
| 0D/1D | UA5RXDAT0/ DA5RXDAT0 | Upstream/Downstream AAL5 Receive Data 0 Registers | 0000 | R/W | 208 |
| 0E/1E | UA5RXDAT1/ DA5RXDAT1 | Upstream/Downstream AAL5 Receive Data 1 Registers | 0000 | R/W | 209 |
| 0F/1F | UA5SARS/ DA5SARS | Upstream/Downstream AAL5 SAR Status Registers | 0000 | R/W | 210 |
| Buffer Occupation Counter Registers |  |  |  |  |  |
| 20 | UBufferOcc | Upstream/Downstream Buffer Occupation Registers | 0000 | R | 212 |
| 21 | DBufferOcc |  | 0000 | R | 212 |
| 22 | UBufferOccNg | Up-/Downstream Non-Guaranteed Buffer Occupation Registers | 0000 | R | 213 |
| 23 | DBufferOccNg |  | 0000 | R | 213 |

Buffer Threshold and Occupation Capture Registers

| 24 | UBufMax | Upstream/Downstream Buffer Maximum | 0000 | R/W | 214 |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | Threshold Registers | 0000 | R/W | 214 |  |
| 25 | DBufMax |  | 0000 | R | 216 |
| 26 | UMAC | Upstream/Downstream Maximum | 0000 | R | 216 |
| 27 | DMAC | Occupation Capture Registers |  |  |  |

ABM-P
PXF 4336 V1.1
Register Description
Table 7-2 ABM-P Registers Overview (cont'd)

| Addr <br> (hex) | Register | Description | Reset value (hex) | $\mu \mathrm{P}$ | $\begin{aligned} & \text { See } \\ & \text { page } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Configuration Register |  |  |  |  |  |
| 2B | CONFIG | Configuration Register | 0000 | R/W | 219 |
| Backpressure Control Registers |  |  |  |  |  |
| 2C | UUBPTH0 | Upstream UTOPIA Backpressure Threshold Register 0 | FFFF | R/W | 220 |
| 2D | UUBPTH1 | Upstream UTOPIA Backpressure Threshold Register 1 | FFFF | R/W | 221 |
| 2E | UUBPTH2 | Upstream UTOPIA Backpressure Threshold Register 2 | FFFF | R/W | 222 |
| 2F | UUBPTH3 | Upstream UTOPIA Backpressure Threshold Register 3 | FFFF | R/W | 223 |
| 30 | UBPEI | UTOPIA Backpressure Exceed Indication Register | 0000 | R/W | 224 |
| 31 | DUBPTH0 | Downstream UTOPIA Backpressure Threshold Register 0 | FFFF | R/W | 225 |
| 32 | DUBPTH1 | Downstream UTOPIA Backpressure Threshold Register 1 | FFFF | R/W | 226 |
| 33 | DUBPTH2 | Downstream UTOPIA Backpressure Threshold Register 2 | FFFF | R/W | 227 |
| 34 | DUBPTH3 | Downstream UTOPIA Backpressure Threshold Register 3 | FFFF | R/W | 228 |
| QCI Control Registers |  |  |  |  |  |
| 35 | DQCIC | Downstream Queue Congestion Indication Control Register | 0080 | R/W | 229 |
| DBA Control Registers |  |  |  |  |  |
| 36 | DSBT1 | Upstream/Downstream DBA Scheduler Block Threshold Register 1 | 0000 | R/W | 231 |
| 37 | DSBT2 | Upstream/Downstream DBA Scheduler Block Threshold Register 2 | 0000 | R/W | 232 |
| 38 | DSBT3 | Upstream/Downstream DBA Scheduler Block Threshold Register 3 | 0000 | R/W | 233 |

Register Description
Table 7-2 ABM-P Registers Overview (cont'd)

| Addr <br> (hex) | Register | Description | Reset value (hex) | $\mu \mathrm{P}$ | See page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 39 | DSBT4 | Upstream/Downstream DBA Scheduler Block Threshold Register 4 | 0000 | R/W | 234 |
| 3A | DBACTC | DTC Transfer Register | 0000 | R | 236 |
| LCI Table Transfer Registers |  |  |  |  |  |
| 3B | LCIO | LCI Transfer Register 0 | 0000 | R/W | 238 |
| 3 C | LCI1 | LCI Transfer Register 1 | 0000 | R/W | 239 |
| 3D | LCl2 | LCI Transfer Register 2 | 0000 | R/W | 240 |
| Traffic Class Table Transfer Registers |  |  |  |  |  |
| 3E | TCT0 | TCT Transfer Register 0 | 0000 | R/W | 244 |
| 3F | TCT1 | TCT Transfer Register 1 | 0000 | R/W | 247 |
| 40 | TCT2 | TCT Transfer Register 2 | 0000 | R/W | 250 |
| 41 | TCT3 | TCT Transfer Register 3 | 0000 | R/W | 253 |
| Queue Configuration Table Transfer Registers |  |  |  |  |  |
| 42 | QCT0 | Queue Configuration Transfer Register 0 | 0000 | R/W | 260 |
| 43 | QCT1 | Queue Configuration Transfer Register 1 | 0000 | R/W | 261 |
| 44 | QCT2 | Queue Configuration Transfer Register 2 | 0000 | R/W | 264 |
| 45 | QCT3 | Queue Configuration Transfer Register 3 | 0000 | R/W | 266 |
| 46 | QCT4 | Queue Configuration Transfer Register 4 | 0000 | R/W | 267 |
| 47 | QCT5 | Queue Configuration Transfer Register 5 | 0000 | R/W | 268 |
| 48 | QCT6 | Queue Configuration Transfer Register 6 | 0000 | R/W | 269 |

Scheduler Block Occupancy Table Transfer Registers

| 49 | SBOC0 | SBOC Transfer Register 0 | 0000 | R/W | 272 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 4A | SBOC1 | SBOC Transfer Register 1 | 0000 | R/W | 273 |
| 4B | SBOC2 | SBOC Transfer Register 2 | 0000 | R/W | 274 |
| 4C | SBOC3 | SBOC Transfer Register 3 | 0000 | R/W | 275 |
| 4D | SBOC4 | SBOC Transfer Register 4 | 0000 | R/W | 276 |

Merge Group Table Transfer Registers

| 4 E | MGT0 | MGT Transfer Register 0 | 0000 | R/W | 279 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 4 F | MGT1 | MGT Transfer Register 1 | 0000 | R/W | 280 |

ABM-P
PXF 4336 V1.1
Register Description
Table 7-2 ABM-P Registers Overview (cont'd)

| Addr <br> (hex) | Register | Description | Reset <br> value <br> (hex) | $\mu \mathbf{P}$ | See <br> page |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 50 | MGT2 | MGT Transfer Register 2 | 0000 | R/W | 281 |
| 51 | - | Reserved Register | 0000 | R/W | - |
| 52 | - | Reserved Register | 0000 | R/W | - |
| 53 | - | Reserved Register | 0000 | R/W | - |
| 54 | - | Reserved Register | 0000 | R/W | - |

Mask Registers
for Read/Write transfer access control of LCI-, Traffic Class-, Queue Configuration-, Scheduler Block Occupancy and Merge Group Tables

| $55 / 56$ | MASK0/ <br> MASK1 | Table Access Mask Registers 0/1 | 0000 | R/W | 282 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $57 / 58$ | MASK2/ <br> MASK3 | Table Access Mask Registers 2/3 | 0000 | R/W | 283 |
| 59/5A | MASK4/ <br> MASK5 | Table Access Mask Registers 4/5 | 0000 | R/W | 284 |
| 5B | MASK6 | Table Access Mask Registers 6 | 0000 | R/W | 285 |

Queue Congestion Indication Table

| 5 C | QCIT | QCIT Transfer Register | 0000 | R/W | 287 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 5 D | - | Reserved Register | 0000 | R/W | - |
| 5 E | - | Reserved Register | 0000 | R/W | - |
| 5 F | - | Reserved Register | 0000 | R/W | - |

Rate Shaper CDV Registers

| $60 / 80$ | - | Reserved Register | 0000 | $R$ | - |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $61 / 81$ | - | Reserved Register | 0000 | $R$ | - |
| $62 / 82$ | UCDV/ <br> DCDV | Upstream/Downstream Rate Shaper <br> CDV Registers | 0000 | $R / W$ | 288 |
| $63 / 83$ | - | Reserved Register | 0000 | $R$ | - |
| $64 / 84$ | - | Reserved Register | 0000 | $R$ | - |

ABM-P
PXF 4336 V1.1
Register Description
Table 7-2 ABM-P Registers Overview (cont'd)

| Addr (hex) | Register | Description | Reset value (hex) | $\mu \mathrm{P}$ | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { See } \\ \text { page } \end{array} \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Queue Parameter Table Mask Registers |  |  |  |  |  |
| 65/85 | UQPTM0/ DQPTM0 | Upstream/Downstream Queue Parameter Table Mask Registers 0 | 0000 | R/W | 289 |
| 66/86 | UQPTM1/ DQPTM1 | Upstream/Downstream Queue Parameter Table Mask Registers 1 | 0000 | R/W | 290 |
| $67 / 87$ | $\begin{aligned} & \text { UQPTM2/ } \\ & \text { DQPTM2 } \end{aligned}$ | Upstream/Downstream Queue Parameter Table Mask Registers 2 | 0000 | R/W | 291 |
| 68/88 | UQPTM3/ DQPTM3 | Upstream/Downstream Queue Parameter Table Mask Registers 3 | 0000 | R/W | 292 |
| 69/89 | UQPTM4/ DQPTM4 | Upstream/Downstream Queue Parameter Table Mask Registers 4 | 0000 | R/W | 293 |
| 6A/8A | $\begin{aligned} & \text { UQPTM5/ } \\ & \text { DQPTM5 } \end{aligned}$ | Upstream/Downstream Queue Parameter Table Mask Registers 5 | 0000 | R/W | 294 |
| Scheduler Configuration Register |  |  |  |  |  |
| 6B/8B | USCONF/ DSCONF | Upstream/Downstream Scheduler Configuration Registers | 0000 | R/W | 295 |
| 6C/8C | - | Reserved Register | 0000 | R | - |
| 6D/8D | - | Reserved Register | 0000 | R | - |
| 6E/8E | - | Reserved Register | 0000 | R | - |
| 6F/8F | - | Reserved Register | 0000 | R | - |
| Queue Parameter Table Transfer Registers |  |  |  |  |  |
| 70/90 | UQPT1T0/ DQPT1T0 | Upstream/Downstream QPT1 Table Transfer Register 0 | 0000 | R/W | 298 |
| 71/91 | UQPT1T1/ DQPT1T1 | Upstream/Downstream QPT1 Table Transfer Register 1 | 0000 | R/W | 299 |
| 72/92 | $\begin{aligned} & \hline \text { UQPT2T0/ } \\ & \text { DQPT2T0 } \end{aligned}$ | Upstream/Downstream QPT2 Table Transfer Register 0 | 0000 | R/W | 302 |
| 73/93 | UQPT2T1/ DQPT2T1 | Upstream/Downstream QPT2 Table Transfer Register 1 | 0000 | R/W | 303 |
| 74/94 | $\begin{aligned} & \hline \text { UQPT2T2/ } \\ & \text { DQPT2T2 } \end{aligned}$ | Upstream/Downstream QPT2 Table Transfer Register 2 | 0000 | R/W | 304 |

ABM-P
PXF 4336 V1.1
Register Description
Table 7-2 ABM-P Registers Overview (cont'd)

| Addr <br> (hex) | Register | Description | Reset <br> value <br> (hex) | $\mu \mathbf{P}$ | See <br> page |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 75/95 | UQPT2T3/ <br> DQPT2T3 | Upstream/Downstream QPT2 Table <br> Transfer Register 3 | 0000 | R/W | 305 |
| $76 / 96$ | - | Reserved Register | 0000 | R/W | - |
| $77 / 97$ | - | Reserved Register | 0000 | R/W | - |
| $78 / 98$ | - | Reserved Register | 0000 | R/W | - |
| 79/99 | - | Reserved Register | 0000 | R/W | - |
| 7A/9A | - | Reserved Register | 0000 | R/W | - |
| $7 B / 9 B$ | - | Reserved Register | 0000 | R/W | - |
| 7C/9C | - | Reserved Register | 0000 | R/W | - |
| 7 7D/9D | - | Reserved Register | 0000 | R/W | - |
| 7E/9E | - | Reserved Register | 0000 | R/W | - |
| 7F/9F | - | Reserved Register | 0000 | R/W | - |

Scheduler Block Configuration Table Transfer/Mask Registers SDRAM Refresh
Registers UTOPIA Port Select of Common Real Time Queue Registers

| A0/B8 | USADR/ <br> DSADR | Upstream/Downstream SCTI Address <br> Registers | 0000 | R/W | 308 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| A1/B9 | USCTI/ <br> DSCTI | Upstream/Downstream SCTI Transfer <br> Registers | 0000 | R/W | 309 |
| A2/BA | UECRI/ <br> DECRI | Upstream/Downstream Empty Cycle <br> Rate Integer Part Registers | 0000 | R/W | 312 |
| A3/BB | UECRF/ <br> DECRF | Upstream/Downstream Empty Cycle <br> Rate Fractional Part Registers | 0000 | R/W | 313 |
| A4/BC | UCRTQ/ <br> DCRTQ | Upstream/Downstream Common Real <br> Time Queue UTOPIA Port Select <br> Registers | 0000 | R/W | 314 |
| A5/BD | USCTFM/ <br> DSCTFM | Upstream/Downstream SCTF Mask <br> Registers | 0000 | R/W | 315 |
| A6/BE | USCTFT/ <br> DSCTFT | Upstream/Downstream SCTF Transfer <br> Registers | 0000 | R/W | 318 |
| A7/BF | - | Reserved Register | 0000 | R | - |

Register Description
Table 7-2 ABM-P Registers Overview (cont'd)

| Addr (hex) | Register | Description | Reset value (hex) | $\mu \mathrm{P}$ | $\begin{array}{\|l\|l} \hline \text { See } \\ \text { page } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Scheduler Block Enable Registers |  |  |  |  |  |
| A8/C0 | $\begin{array}{\|l} \hline \text { USCENO/ } \\ \text { DSCENO } \end{array}$ | Upstream/Downstream Scheduler Block Enable 0 Registers | 0000 | R/W | 319 |
| A9/C1 | $\begin{array}{\|l} \hline \text { USCEN1/ } \\ \text { DSCEN1 } \end{array}$ | Upstream/Downstream Scheduler Block Enable 1 Registers | 0000 | R/W | 320 |
| AA/C2 | $\begin{array}{\|l} \hline \text { USCEN2/ } \\ \text { DSCEN2 } \end{array}$ | Upstream/Downstream Scheduler Block Enable 2 Registers | 0000 | R/W | 321 |
| AB/C3 | $\begin{aligned} & \hline \text { USCEN3/ } \\ & \text { DSCEN3 } \end{aligned}$ | Upstream/Downstream Scheduler Block Enable 3 Registers | 0000 | R/W | 322 |
| AC/C4 | $\begin{aligned} & \hline \text { USCEN4/ } \\ & \text { DSCEN4 } \end{aligned}$ | Upstream/Downstream Scheduler Block Enable 4 Registers | 0000 | R/W | 323 |
| AD/C5 | $\begin{array}{\|l\|} \hline \text { USCEN5/ } \\ \text { DSCEN5 } \end{array}$ | Upstream/Downstream Scheduler Block Enable 5 Registers | 0000 | R/W | 324 |
| AE/C6 | USCEN6/ DSCEN6 | Upstream/Downstream Scheduler Block Enable 6 Registers | 0000 | R/W | 325 |
| AF/C7 | $\begin{aligned} & \hline \text { USCEN7/ } \\ & \text { DSCEN7 } \end{aligned}$ | Upstream/Downstream Scheduler Block Enable 7 Registers | 0000 | R/W | 326 |
| Common Real Time Queue Rate Registers |  |  |  |  |  |
| B0/C8 | UCRTRI/ DCRTRI | Upstream/Downstream CRT Rate Integer Registers | 0000 | R/W | 327 |
| B1/C9 | UCRTRF/ DCRTRF | Upstream/Downstream CRT Rate Fractional Registers | 0000 | R/W | 328 |
| B2 | - | Reserved Register | 0000 | R | - |
| B3 | - | Reserved Register | 0000 | R | - |
| B4 | - | Reserved Register | 0000 | R | - |
| B5 | - | Reserved Register | 0000 | R | - |
| B6 | - | Reserved Register | 0000 | R | - |
| B7 | - | Reserved Register | 0000 | R | - |
| AVT Table Registers |  |  |  |  |  |
| CA | ERCTO | AVT Table Transfer Register 0 | 0000 | R/W | 331 |
| $\overline{C B}$ | ERCT1 | AVT Table Transfer Register 1 | 0000 | R/W | 332 |



Register Description
Table 7-2 ABM-P Registers Overview (cont'd)

| Addr <br> (hex) | Register | Description | Reset <br> value <br> (hex) | $\mu \mathbf{P}$ | See <br> page |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CC | ERCM0 | AVT Table Access Mask Register 0 | 0000 | R/W | 333 |
| CD | ERCM1 | AVT Table Access Mask Register 1 | 0000 | R/W | 334 |
| CE | - | Reserved Register | 0000 | R | - |
| CF | - | Reserved Register | 0000 | $R$ | - |
| D0 | - | Reserved Register | 0000 | R | - |
| D1 | - | Reserved Register | 0000 | R | - |
| D2 | ERCMB0 | ERC MailBox Register 0 | 0000 | R/W | 335 |
| D3 | ERCMB1 | ERC MailBox Register 1 | 0000 | R/W | 336 |
| D4 | ERCMB2 | ERC MailBox Register 2 | 0000 | R/W | 337 |
| D5 | ERCCONF0 | ERC Configuration Register 0 | 0000 | R/W | 338 |
| D6 | ERCCONF1 | ERC Configuration Register 1 | 0000 | R/W | 340 |
| PLL Control Registers |  |  |  |  |  |
| D7 | PLL1CONF | PLL1 Configuration Register | 0000 | R/W | 341 |
| D8 | PLL2CONF | PLL2 Configuration Register | 0000 | R/W | 343 |
| D9 | PLLTST | PLL Test Register | 0000 | R/W | 345 |
| ERC Register Access | Control |  |  |  |  |
| DA | ERCRAC | ERC Register Access Control Register | 0000 | R/W | 346 |
| DB | ERCRAM | ERC Register Access Mask Register | 0000 | R/W | 348 |

External RAM Test Registers

| DC | EXTRAMD0 | External RAM Test Data Register 0 | 0000 | R/W | 349 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| DD | EXTRAMD1 | External RAM Test Data Register 1 | 0000 | R/W | 350 |
| DE | EXTRAMA0 | External RAM Test Address Register <br> Low | 0000 | R/W | 351 |
| DF | EXTRAMA1 | External RAM Test Address Register <br> High | 0000 | R/W | 352 |
| E0 | EXTRAMC | External RAM Test Command Register | 0000 | R/W | 353 |

ABM-P Version Code Registers

| E1 | VERL | Version Number Low Register | F083 | R | 354 |
| :--- | :--- | :--- | :---: | :--- | :--- |
| E2 | VERH | Version Number High Register | 1007 | R | 355 |

Register Description
Table 7-2 ABM-P Registers Overview (cont'd)

| Addr (hex) | Register | Description | Reset value (hex) | $\mu \mathrm{P}$ | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { See } \\ \text { page } \end{array} \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt Status/Mask Registers |  |  |  |  |  |
| E3 | ISRU | Interrupt Status Register Upstream | 0000 | R/W | 356 |
| E4 | ISRD | Interrupt Status Register Downstream | 0000 | R/W | 359 |
| E5 | ISRC | Interrupt Status Register Common | 0000 | R/W | 362 |
| E6 | IMRU | Interrupt Mask Register Upstream | 0000 | R/W | 363 |
| E7 | IMRD | Interrupt Mask Register Downstream | 0000 | R/W | 364 |
| E8 | IMRC | Interrupt Mask Register Common | 0000 | R/W | 365 |
| E9 | ISRDBA | Interrupt Status Register DBA | 0000 | R/W | 366 |
| EA | IMRDBA | Interrupt Mask Register DBA | 0000 | R/W | 367 |
| RAM Select Registers |  |  |  |  |  |
| EB | MAR | Memory Address Register | 0000 | R/W | 368 |
| EC | WAR | Word Address Register | 0000 | R/W | 370 |
| Global ABM-P Status and Mode Registers |  |  |  |  |  |
| ED | USTATUS | ABM-P UTOPIA Status Register | 0000 | R/W | 372 |
| EE | MODE1 | ABM-P Mode 1 Register | 0000 | R/W | 373 |
| EF | MODE2 | ABM-P Mode 2 Register | 0000 | R/W | 377 |
| UTOPIA Configuration Registers |  |  |  |  |  |
| F0 | UTRXCFG | Upstream/Downstream UTOPIA Receive Configuration Register | 0001 | R/W | 379 |
| F1 | UUTRXP0 | Upstream UTOPIA Receive Port Register 0 | 0000 | R/W | 381 |
| F2 | UUTRXP1 | Upstream UTOPIA Receive Port Register 1 | 0000 | R/W | 382 |
| F3 | UUTRXP2 | Upstream UTOPIA Receive Port Register 2 | 0000 | R/W | 383 |
| F4 | DUTRXP0 | Downstream UTOPIA Receive Port Register 0 | 0000 | R/W | 384 |
| F5 | DUTRXP1 | Downstream UTOPIA Receive Port Register 1 | 0000 | R/W | 385 |

## ABM-P

PXF 4336 V1.1
Register Description
Table 7-2 ABM-P Registers Overview (cont'd)

| Addr <br> (hex) | Register | Description | Reset <br> value <br> (hex) | $\mu$ P | See <br> page |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F6 | DUTRXP2 | Downstream UTOPIA Receive Port <br> Register 2 | 0000 | R/W | 386 |
| F7 | UUTTXCFG | Upstream UTOPIA Transmit <br> Configuration Register | 0000 | R/W | 387 |
| F8 | DUTTXCFG | Downstream UTOPIA Transmit <br> Configuration Register | 0001 | R/W | 389 |
| F9 | UUTTXP0 | Upstream UTOPIA Transmit Port <br> Register 0 | 0000 | R/W | 391 |
| FA | UUTTXP1 | Upstream UTOPIA Transmit Port <br> Register 1 | 0000 | R/W | 392 |
| FB | UUTTXP2 | Upstream UTOPIA Transmit Port <br> Register 2 | 0000 | R/W | 393 |
| FC | DUTTXP0 | Downstream UTOPIA Transmit Port <br> Register 0 | 0000 | R/W | 394 |
| FD | DUTTXD1 | Downstream UTOPIA Transmit Port <br> Register 1 | 0000 | R/W | 395 |
| FE | DUTTXD2 | Downstream UTOPIA Transmit Port <br> Register 2 | 0000 | R/W | 396 |
| Test Registers/Special | Mode Registers |  |  |  |  |
| FF | TEST | TEST Register | 0000 | R/W | 397 |

### 7.2 Detailed Register Descriptions

### 7.2.1 Cell Flow Test Registers

Register 1 UCFTST/DCFTST
Upstream/Downstream Cell Flow Test Registers


## Test Mode:

The LSB of the QID is inverted to test the QID checking function. A 'BUFER4' (Register 115: ISRU, Register 116: ISRD) interrupt is generated whenever a cell is Read out from the Cell Buffer RAM.
Note: The respective QID value is stored with each cell when written to the appropriate queue in the cell storage RAM. The ABM-P checks the stored QID value against the supposed QID when a cell is read back from the cell storage RAM.

### 7.2.2 SDRAM Configuration Registers

Register 2 URCFG/DRCFG
Upstream/Downstream SDRAM Configuration Registers

| CP <br> Re <br> Off <br> Typ |  |  | ved) | 02 ${ }_{\mathrm{H}}$ | DRC |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  | Rese | 15:8) |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | Rese | (7:0) |  |  |  |

Note: These registers are for internal use only. Do not to Write a value different from the Reset Value $0033_{H}$ to Registers URCFG/DRCFG.

### 7.2.3 Cell Insertion/Extraction and AAL5 Control Registers

Register 3 UA5TXHD0/DA5TXHD0
Upstream/Downstream AAL5 Transmit Header 0 Registers


First 16-bit word of an ATM cell.
The ABM-P does not interpret these bit fields, but copies them into ATM cells that are inserted during AAL5 packet segmentation process. Inserted cells are forwarded to the ABM-P like any cell received by the respective UTOPIA Interface. Thus the bit field usage must comply to the selected LCI mapping mode in the particular application.
VPI(11:0) The meaning of this bit field depends on the selected LCl mapping
or
GFC(3:0) | VPI(7:0) or LCI(11:0)
mode in Register 126: MODE1
MODE1->LCIMOD(1:0):
00' VPI Address translated mode: $\mathrm{LCl}(11: 0)$
'01' VPI transparent mode:

- NNI cell format: 12-bit VPI field
- UNI cell format: 4-bit GFC field and 8-bit VPI field

10' VPI Address translated mode: $\mathrm{LCl}(11: 0)$
'11' VPI transparent mode:

- NNI cell format: 12-bit VPI field
- UNI cell format: 4-bit GFC field and 8 bit VPI field

Note: If LCI mapping mode '10' is chosen LCI(13:12) cannot be specified, i.e. AAL5 cell insertion is limited to the LCI range 0.. 4095 .
$\operatorname{VCI}(15: 12) \quad$ The meaning of this bit field depends on the selected LCl mapping or
LCI(15:12)
or
VCl(15:12) mode in Register 126: MODE1: MODE1->LCIMOD(1:0):
'00' $\quad \mathrm{VCl}$ transparent mode: $\mathrm{VCl}(15: 12)$
'01' VCI Address translated mode: $\mathrm{LCl}(15: 12)$
'10' $\quad \mathrm{VCl}$ transparent mode: $\mathrm{VCl}(15: 12)$
'11' $\quad \mathrm{VCl}$ transparent mode: $\mathrm{VCl}(15: 12)$

## Register 4 UA5TXHD1/DA5TXHD1

Upstream/Downstream AAL5Transmit Header 1 Registers


Second 16-bit word of an ATM cell.
The ABM-P does not interpret these bit fields, but copies them into ATM cells that are inserted during AAL5 packet segmentation process. Inserted cells are forwarded to the ABM-P like any cell received by the respective UTOPIA Interface. Thus the bit field usage must comply to the selected LCI mapping mode in the particular application.

VCI(11:0) The meaning of this bit field depends on the selected LCI mapping mode or in Register 126: MODE1:
LCI(11:0) MODE1->LCIMOD(1:0):
'00' $\quad \mathrm{VCl}$ transparent mode: $\mathrm{VCl}(11: 0)$
01' $\quad \mathrm{VCl}$ Address translated mode: $\mathrm{LCl}(11: 0)$
'10' $\quad \mathrm{VCl}$ transparent mode: $\mathrm{VCl}(11: 0)$
'11' VCI transparent mode: $\mathrm{VCl}(11: 0)$
PT(2:0) Payload Type Field in ATM cell Header

## Register Description

$\mathrm{PT}(0)$ is automatically handled by the ABM-P (End of Packet indication set to ' 1 ' in last cell of any AAL5 segmented packet).
PT(1) ('Congestion Experienced') may be overwritten by CPU anytime during segmentation process and will be inserted in the following AAL5 cell generated.
This field must be initialized to all 0s.

## CLP Cell Loss Priority Bit in ATM cell Header

The CLP bit is copied transparently and may be overwritten (changed) by CPU anytime during segmentation process (new value will be inserted in the following AAL5 cell generated).

## Register 5 UA5TXDATO/DA5TXDATO

Upstream/Downstream AAL5Transmit Data 0 Registers

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Offset Address: | UA5TXDAT | $\mathbf{0 7}_{\mathrm{H}}$ | DA5TXDATO | $\mathbf{1 7}_{\mathrm{H}}$ |

Typical Usage: Written by CPU

Bit


Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\operatorname{Octet}(4 \mathrm{n}+1)(7: 0)$ |  |  |  |  |  |  |  |

Cell Transmit Data Transfer Register
Octet(4n)(7:0) Payload data Octet (4n)
Octet(4n+1)(7:0) Payload data Octet (4n+1)
The payload data octets of a cell to be inserted in either upstream or downstream direction are written by consecutive write accesses to registers UTXDAT0/DTXDAT0 and UTXDAT1/DTXDAT1 in alternating manner until end of packet: cycle $\mathrm{n}=0$ : Octet 0 and 1: write to UTXDATO/DTXDAT0 cycle $n=0$ : Octet 2 and 3 : write to UTXDAT1/DTXDAT1 cycle $n=1$ : Octet 4 and 5: write to UTXDATO/DTXDAT0 cycle $\mathrm{n}=1$ : Octet 6 and 7: write to UTXDAT1/DTXDAT1

ABM-P

Register Description

\section*{Register 6 UA5TXDAT1/DA5TXDAT1 <br> Upstream/Downstream AAL5 Transmit Data 1 Registers <br> CPU Accessibility: Read/Write <br> | Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |
| :--- | :--- | :--- | :--- |
| Offset Address: | UA5TXDAT1 $\quad \mathbf{0 8}_{\mathrm{H}}$ | DA5TXDAT1 | $\mathbf{1 8}_{\mathrm{H}}$ |
| Typical Usage: | Written by CPU |  |  | <br> $15 \quad 1$ <br> $12 \quad 11$ <br> $10 \quad 9 \quad 8$ <br> $\qquad$ <br> 6 <br> 43 <br> $3 \quad 2$ <br> 1 <br> 0 Octet(4n+3)(7:0) <br> Cell Transmit Data Transfer Register <br> Octet(4n+2)(7:0) Payload data Octet (4n+2) <br> Octet(4n+3)(7:0) Payload data Octet (4n+3) <br> The payload data octets of a cell to be inserted in either upstream or downstream direction are written by consecutive write accesses to registers UTXDAT0/DTXDAT0 and UTXDAT1/DTXDAT1 in alternating manner until end of packet: cycle $n=0$ : Octet 0 and 1: write to UTXDATO/DTXDATO cycle $n=0$ : Octet 2 and 3: write to UTXDAT1/DTXDAT1 cycle $n=1$ : Octet 4 and 5 : write to UTXDATO/DTXDATO cycle $\mathrm{n}=1$ : Octet 6 and 7 : write to UTXDAT1/DTXDAT1}

ABM-P

## Register 7 UA5TXTR/DA5TXTR

Upstream/Downstream AAL5 Transmit Trailer Registers

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Offset Address: | UA5TXTR $^{\text {U }} \quad \mathbf{0 9}$ |  | DA5TXTR | $\mathbf{1 9}_{\mathrm{H}}$ |
| Typical Usage: | Written by CPU |  |  |  |

Typical Usage: Written by CPU

Bit


CPCS-UU(7:0) Common Part Convergence Sublayer User to User Indication
The CPCS-UU bit field is copied transparently into the CPCS-PDU trailer in the last cell of an AAL5 segmented packet.

CPI(7:0)
Common Part Indication
The CPI bit field is copied transparently into the CPCS-PDU trailer in the last cell of an AAL5 segmented packet.

ABM-P

## Register 8 UA5TXCMD/DA5TXCMD

Upstream/Downstream AAL5 Transmit Command Registers

| CPU Accessibility: | Read/Write |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |  |
| Offset Address: | UA5TXCMD | $\mathbf{0 A}_{\mathbf{H}}$ | DA5TXCMD | $\mathbf{1} \mathbf{A}_{\mathbf{H}}$ |

Typical Usage: Written by CPU (write only, read always returns 0000)


## AAL5EN AAL5 Segmentation Enable

This bit enables AAL5 segmentation process accompanied by the payload length octet counter PLENGTH:
'0' AAL5 segmentation is disabled. Payload data octets written to the cell transmit data registers are ignored

Note: Setting AAL5EN='0' during an active packet segmentation process leads to an abort of the packet, i.e. the current cell is inserted with PT(0)='1' (End of Packet indication) and CPCSSDU Length field of the trailer set to 0 To abort it is recommended to write all 0 to the register: AAL5EN | PLENGTH(14:0) $=0000_{H}$
' 1 ' AAL5 segmentation is enabled. Payload data octets written to the cell transmit data registers are processed and the CPCS-PDU trailer is automatically appended in the last cell controlled by the payload length octet counter.

## PLENGTH(14:0) Payload Length Octet Counter

This bit field represents the number of PDU payload octets for the current packet and is equal to the CPCS-SDU length field which is automatically inserted in the PDU trailer (last cell of the packet). The ABM-P uses this counter value to control the AAL5 segmentation process.

Note: The maximum supported CPCS-SDU length is 32767 octets.

## Register 9 UA5RXHD0/DA5RXHD0

Upstream/Downstream AAL5 Receive Header 0 Registers

| CP Re Off Typ |  |  | $\begin{aligned} & \text { Nrite } \\ & \text { CHD } \end{aligned}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  |  | 0) \| | :4), <br> :4), |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  |  |  |  |

Header octets one and two of first ATM cell of packet.
The ABM-P SAR unit does not interpret these bit fields, but copies them from ATM cells that are extracted during AAL5 packet reassembly process. Extracted cells are forwarded from the ABM-P like any cell to be transmitted by the respective UTOPIA Interface. Thus, the bit field usage depends on the selected LCI mapping mode in the particular application. From scheduler point of view the reassembly unit is addressed as UTOPIA port number $30_{\mathrm{H}}$.


ABM-P

## Register 10 UA5RXHD1/DA5RXHD1

Upstream/Downstream AAL5 Receive Header 1 Registers


Header octets three and four of first ATM cell of AAL5 packet.
The ABM-P SAR unit does not interpret these bit fields, but copies them from ATM cells that are extracted during AAL5 packet reassembly process. Extracted cells are forwarded from the ABM-P like any cell to be transmitted by the respective UTOPIA Interface. Thus, the bit field usage depends on the selected LCI mapping mode in the particular application. From scheduler point of view the reassembly unit is addressed as UTOPIA port number $30_{\mathrm{H}}$.
VCI(11:0) The meaning of this bit field depends on the selected LCI mapping
or
LCI(11:0)
mode in Register 126: MODE1:
MODE1->LCIMOD(1:0):
'00' $\quad \mathrm{VCl}$ transparent mode: $\mathrm{VCl}(11: 0)$
'01' $\quad \mathrm{VCl}$ Address translated mode: $\mathrm{LCl}(11: 0)$
'10' $\quad \mathrm{VCl}$ transparent mode: $\mathrm{VCl}(11: 0)$
'11' $\quad \mathrm{VCl}$ transparent mode: $\mathrm{VCI}(11: 0)$

## PT(2:0) Payload Type Field in ATM cell Header

$\mathrm{PT}(0)$ is automatically handled by the ABM-P (End of Packet detection).
Note: OAM or RM cells detected with PT(2)='1' are discarded by the reassembly unit and ignored for the packet reassembly process. Thus packet reassembly is not disturbed by inserted OAM cells.

## CLP Cell Loss Priority Bit in ATM cell Header

The CLP bit is copied transparently from the ATM cell.

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathrm{H}}$ |  |  |
| :--- | :--- | :--- | :--- |
| Offset Address: | UA5RXDATO $^{0} \quad \mathbf{0 D}_{\mathrm{H}}$ | DA5RXDATO | $\mathbf{1 D}_{\mathrm{H}}$ |

Typical Usage: Read by CPU

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Octet(4n)(7:0) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Octet(4n+1)(7:0) |  |  |  |  |  |  |  |

## Cell Receive Data Transfer Register

Octet(4n)(7:0) Payload data Octet (4n)
Octet( $4 n+1$ )(7:0) Payload data Octet ( $4 n+1$ )
The payload data octets of a cell extracted from either upstream or downstream direction are read by consecutive read accesses to registers URXDAT0/DRXDAT0 and URXDAT1/DRXDAT1 in alternating manner until end of packet:
cycle $\mathrm{n}=0$ : Octet 0 and 1: read from URXDAT0/DRXDAT0 cycle n=0: Octet 2 and 3: read from URXDAT1/DRXDAT1 cycle $n=1$ : Octet 4 and 5: read from URXDATO/DRXDAT0 cycle $\mathrm{n}=1$ : Octet 6 and 7 : read from URXDAT1/DRXDAT1

After EOP is found, CPCS-UU, CPI and Status is read.

|  | ces |  | Vrite |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | alue |  |  |  |  |  |  |  |
| Offs | ddr |  | XDAT | $0 \mathrm{E}_{\mathrm{H}}$ |  | AT |  |  |
| Typ | Usa |  | y CP |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  | Octet | (7:0 |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | Octet | (7:0) |  |  |  |

## Cell Receive Data Transfer Register

## Octet(4n)(7:0) Payload data Octet (4n)

Octet( $4 n+1$ )(7:0) Payload data Octet ( $4 n+1$ )
The payload data octets of a cell extracted from either upstream or downstream direction are read by consecutive read accesses to registers URXDAT0/DRXDAT0 and URXDAT1/DRXDAT1 in alternating manner until end of packet:
cycle $\mathrm{n}=0$ : Octet 0 and 1: read from URXDAT0/DRXDAT0 cycle n=0: Octet 2 and 3: read from URXDAT1/DRXDAT1 cycle $n=1$ : Octet 4 and 5: read from URXDATO/DRXDAT0 cycle $\mathrm{n}=1$ : Octet 6 and 7 : read from URXDAT1/DRXDAT1

After EOP is found, CPCS-UU, CPI and Status is read.


| PE | Packet End |
| :---: | :---: |
|  | A '1' indicates that with the preceding read to register UA5RXDATO/ DA5RXDAT0 or UA5RXDAT1/DA5RXDAT1, the last two bytes of the current packet have been read. |
| CRCERR | CRC Error |
|  | A '1' indicates that the CRC32 of the current packet is erroneous. |
| ILEN | Illegal Length |
|  | A ' 1 ' indicates that the length of the current packet is erroneous, i.e the number of octets does not match the length field in the AAL5 trailer or exceeds the maximum supported packet length of 65536 octets. |
| MFLE | Maximum Frame Length Exceeded |
|  | A ' 1 ' indicates that the length of the current packet exceeds the maximum supported packet length of 65536 octets. |
| RAB | Receive Abort |
|  | A ' 1 ' indicates that the length field of the current packet is 0 , indicating an aborted or corrupted packet. |
| OV(1:0) | Octets Valid |
|  | This bit field indicates the number of valid octets in registers UA5RXDAT0 and UA5RXDAT1 or DA5RXDAT0 and DA5RXDAT1 respectively. |

ABM-P
PXF 4336 V1.1

## Register Description

| RXS | Receive Packet Start |
| :---: | :---: |
|  | A ' 1 ' indicates that the first octets of a new packet are available in registers UA5RXDAT0 and UA5RXDAT1 or DA5RXDAT0 and DA5RXDAT1 respectively. |
| WAIT | Wait |
|  | A '1' indicates that no valid octets are available in registers UA5RXDAT0 and UA5RXDAT1 or DA5RXDAT0 and DA5RXDAT1 respectively. Read access to any read register while WAIT is asserted results into an error interrupt. |
| SP | Segmentation Pending |
|  | A ' 1 ' indicates that a cell is ready to be transmitted towards the ABM-P core. A cell is ready either when 48 octets have been written to UA5TXDAT0 and UA5TXDAT1 or DA5TXDAT0 and DA5TXDAT1 respectively or when the last cell is being built. Bit 'SP' is set when the 48-byte transmit buffer is full and it is reset as soon as at least 4 -octet space is available for new octets. The microprocessor has to poll this bit before writing the next 48-octet bunch or beginning a new packet. If the microprocessor attempts to write to UA5TXDAT0 and UA5TXDAT1 or DA5TXDAT0 and DA5TXDAT1 respectively while 'SP' is set, an interrupt is generated and the write access is delayed by the READY signal. |
| SAB | Segmentation Abort |
|  | A ' 1 ' indicates that the transmission of a packet has been aborted because the enable bit EN was reset by the microprocessor before the transmission was completed. The AAL5 unit automatically closed the packet with an abort sequence in the last cell (length field set to 0 ). <br> Note: Status bit 'SE' is not set in this case. |
| SE | Segmentation Ended |
|  | A '1' indicates that the transmission of a packet has been completed successfully. |

Note: Status bits SP, SAB, SE are used for transmit, the others for receive.

## Register Description

### 7.2.4 Buffer Occupation Counter Registers

Register 14 UBufferOcc/DBufferOcc
Upstream/Downstream Buffer Occupation Registers

|  | ess |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | alue |  |  |  |  |  |  |  |
| Offs | ddre |  | rOcc |  |  |  |  |  |
| Typi | Usag |  | CP |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  | cc/ | rOc |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | Oc | ferO |  |  |  |

## UBufferOcc(17:2) Upstream Buffer Occupation Counter <br> DBufferOcc(17:2) Downstream Buffer Occupation Counter

These bit fields represent the most significant 16 bits of the internal 18 -bit wide counters reflecting the number of cells currently stored in the upstream/downstream cell storage RAM.
The CPU determines the buffer fill level with a granularity of 4 by reading register UBufferOcc/DBufferOcc and left shifting the value by 2 :
fill_level(17:0):= (xBufferOcc(17:2) << 2)

ABM-P
PXF 4336 V1.1
Register Description

## Register 15 UBufferOccNg/DBufferOccNg

Up-/Downstream Non-Guaranteed Buffer Occupation Registers

| CPU Accessibility: | Read only |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |  |
| Offset Address: | UBufferOccNg | $\mathbf{2 2}_{\mathbf{H}}$ | DBufferOccNg | $\mathbf{2 3}_{\mathrm{H}}$ |
| Typical Usage: | Read by CPU |  |  |  |



| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## UBufferOccNg(17:2) Upstream Non-Guaranteed Buffer Occupation Counter DBufferOccNg(17:2) Downstream Non-Guaranteed Buffer Occupation Counter

These bit fields represent the most significant 16 bits of the internal 18 -bit wide counters reflecting the number of nonguaranteed cells currently stored in the upstream/downstream cell storage RAM.
The CPU determines the number of cells with a granularity of 4 by reading register UBufferOccNg/DBufferOccNg and left shifting the value by 2 :
fill_level(17:0):= (xBufferOccNg(17:2) <<2)
"Non-Guaranteed" cell count refers to cells, that are accepted (stored) because of shared buffer availability although the guaranteed minimum per queue buffer size is already occupied by the specific queue.
The sum of all per queue guaranteed buffer sizes virtually divides the global buffer space into a "guaranteed" part and a "non-guaranteed" (shared) part.

Note: This counter function has been modified from ABM v1.1 since minimum per queue buffer reservation was introduced in ABM-P v1.1.
In ABM v1.1 these counters represented the number stored "non-real-time" cells belonging to traffic classes with the real-time indication bit 'RTind' cleared in the traffic class table.

ABM-P
PXF 4336 V1.1
Register Description

### 7.2.5 Buffer Threshold and Occupation Capture Registers

Register 16 UBufMax/DBufMax
Upstream/Downstream Buffer Maximum Threshold Registers

| CPU Accessibility: |  |  | Read/Write |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | alue | $0000_{H}$ |  |  |  |  |  |  |
| Offset Address: |  |  | UBufMax | $24_{4}$ | DBufMax |  | 25 ${ }_{\text {H }}$ |  |
| Typical Usage: |  |  | Written by CPU |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | UBufMax/DBufMax(17:10) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

## UBufMax(17:2) Upstream Buffer Maximum Threshold

DBufMax(17:2) Downstream Buffer Maximum Threshold
These bit fields determine a maximum limit for the total upstream and downstream buffer size with a granularity of 4 cells. The values depend on:

- The size of the external cell pointer RAM,
- Whether the downstream cell storage RAM is connected.

See Table 7-3 for recommended values.
The CPU programs the maximum number of cells with a granularity of 4 by right shifting the value by 2 : xBufMax(17:2):= (maximum_cells(17:0) >> 2)

Table 7-3 provides typical values and related RAM sizes:

| Cell Pointer SSRAM | Min. <br> Required <br> Upstream <br> Cell <br> SDRAM | Min. <br> Required <br> Downstream <br> Cell SDRAM | UBufMax | Upstream Buffer | DBufMax | Downstream Buffer |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| e.g. 512 k x 32 bit | $\begin{aligned} & 128 \mathrm{Mb} \\ & \text { e.g. } \\ & 2^{*}\left(4 \mathrm{Mb}^{*} 16\right) \end{aligned}$ | $\begin{aligned} & 128 \mathrm{Mb} \\ & \text { e.g. } \\ & 2^{*}\left(4 \mathrm{Mb}^{*} 16\right) \end{aligned}$ | $3 \mathrm{FFFF} \mathrm{H}_{\mathrm{H}}$ | 256k cells | $3 \mathrm{FFFF} \mathrm{H}_{\mathrm{H}}$ | 256k cells |
| e.g. $256 \mathrm{kx}$ <br> 32 bit | $\begin{aligned} & 64 \mathrm{Mb} \\ & \text { e.g. } \\ & 1^{*}\left(2 \mathrm{Mb}^{*} 32\right) \end{aligned}$ | $\begin{aligned} & 64 \mathrm{Mb} \\ & \text { e.g. } \\ & 1 *(2 \mathrm{Mb} * 32) \end{aligned}$ | $1 \mathrm{FFFF}_{\text {H }}$ | 128k cells | $1 \mathrm{FFFF}_{\text {H }}$ | 128k cells |
| e.g. $128 \mathrm{k} \mathrm{x}$ <br> 32 bit | 32 Mb | 32 Mb | $0 \mathrm{FFFF} \mathrm{H}_{\mathrm{H}}$ | 64k cells | $0 \mathrm{FFFF} \mathrm{H}_{\mathrm{H}}$ | 64k cells |
| $\begin{aligned} & \text { e.g. } \\ & 256 \mathrm{kx} \\ & 32 \mathrm{bit} \end{aligned}$ | $\begin{aligned} & 128 \mathrm{Mb} \\ & \text { e.g. } \\ & 2^{\star}\left(4 \mathrm{Mb}^{*} 16\right) \end{aligned}$ | none | $3 \mathrm{FFFF} \mathrm{H}_{\mathrm{H}}$ | 256k cells | $00000_{\text {H }}$ | 0 |
| $\begin{aligned} & \text { e.g. } \\ & 128 \mathrm{kx} \\ & 32 \mathrm{bit} \end{aligned}$ | $\begin{aligned} & 64 \mathrm{Mb} \\ & \text { e.g. } \\ & 1^{*}\left(2 \mathrm{Mb}^{*} 32\right) \\ & \hline \end{aligned}$ | none | $1 \mathrm{FFFF}_{\text {H }}$ | 128k cells | $00000_{H}$ | 0 |
| e.g. <br> 64 k x <br> 32 bit | 32 Mb | none | 0 FFFF H | 64k cells | $00000_{\text {H }}$ | 0 |

Note: The upstream cell storage RAM must always be connected.
Note: The size of the cell storage RAMs need not to be specified. Its minimum size is determined by the setting of UBufMax/DbufMax.

## Register 17 UMAC/DMAC

Upstream/Downstream Maximum Occupation Capture Registers

CPU Accessibility: Read only, self-clearing on Read

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Offset Address: | UMAC | $\mathbf{2 6}_{\mathrm{H}}$ | DMAC | $\mathbf{2 7}_{\mathrm{H}}$ |

Typical Usage: Read by CPU

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | UMAC/DMAC(17:10) |  |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


$\begin{array}{ll}\text { UMAC(17:2) } & \text { Upstream Maximum Occupation Capture Counter } \\ \text { DMAC(17:2) } & \text { Downstream Maximum Occupation Capture Counter }\end{array}$
These bit fields represent the most significant 16 bits of the internal 18 -bit wide counters reflecting the absolute maximum number of cells stored in the respective external cell buffer since the last Read access (peak cell filling level within measurement interval).
The CPU determines the maximum number of cells with a granularity of 4 by reading register UMAC/DMAC and left shifting the value by 2 :
max_level(17:0):= (xMAC(17:2) << 2)
The counter value is automatically cleared to $0000_{\mathrm{H}}$ after Read.

## Register 18 UMIC/DMIC

Upstream/Downstream Minimum Occupation Capture Registers

CPU Accessibility: Read only, self-clearing on Read

| Reset Value: | $\mathbf{F F F F}_{\mathrm{H}}$ |  |  |
| :--- | :--- | :--- | :--- |
|  | (modified by chip logic immediately after reset) |  |  |
| Offset Address: | UMIC | $\mathbf{2 8}_{\mathrm{H}}$ | DMIC |

Typical Usage: Read by CPU

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | UMIC/DMIC(17:10) |  |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | UMIC/DMIC(9:2) |  |  |  |  |  |  |  |

## UMIC(17:2) Upstream Minimum Occupation Capture Counter

DMIC(17:2) Downstream Minimum Occupation Capture Counter
These bit fields represent the most significant 16 bits of the internal 18 -bit wide counters reflecting the absolute minimum number of cells stored in the respective external cell buffer since the last Read access (minimum cell filling level within measurement interval).
The CPU determines the minimum number of cells with a granularity of 4 by reading register UMIC/DMIC and left shifting the value by 2 :
min_level(17:0):= (xMIC(17:2) << 2)
The counter value is automatically cleared to $0000_{\mathrm{H}}$ after Read.
Note: The reset value is modified by chip logic immediately after reset or clearing read and thus shall not be included in register reset value test programs.

ABM-P

Register 19 CLP1DIS
CLP1 Discard Global Threshold Registers


## UCLP1DIS(13:6) Upstream CLP1 Discard Threshold value <br> DCLP1DIS(13:6) Downstream CLP1 Discard Threshold value

These 8-bit values determine a global 14-bit threshold value (granularity of 64 cells) that enables discard of low-priority (CLP='1') cells.

The threshold values are compared with the per scheduler low priority cell counter SBOccLP (Scheduler Block Low Priority Occupancy) (see Internal Table 5: Scheduler Block Occupancy Table Transfer Registers SBOC0..SBOC4) and enables all CLP1 related discard thresholds, i.e.:
TCT1.BufCiCLP1(7:0) (Register 40: TCT1)
TCT2.SBCiCLP1(7:0) (Register 41: TCT2)
TCT0.QueueCiCLP1(11:0) (Register 39: TCT0)
As a second condition, CLP1 related discard thresholds are only effective, if the specific queue that is asked to accept the cell is associated to a traffic class that has EPD function disabled (EPDen='0', see "Traffic Class Table Transfer Registers TCTO, TCT1, TCT2, TCT3" on Page 241).

The CPU programs the threshold with a granularity of 64 cells by right shifting the value by 6 :
xCLP1DIS(13:6):= (threshold_value(13:0) >> 6)

ABM-P

### 7.2.6 Configuration Register

Register 20 CONFIG
Configuration Register

|  | ces |  | Writ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | Value |  |  |  |  |  |  |  |
| Offs | ddr |  |  |  |  |  |  |  |
| Typi | Usa |  | n by |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  |  | (13: |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | (5:0) |  |  | Reserved1 | ABRTQ |

Reserved1 this bit is for internal use only and must be set to 0 during normal

## ABRTQ ABR Toggle Queue ID:

This global bit controls treatment of RM cells for uni-directional (miniswitch) mode.
$0 \quad$ Normal Operation (set for bi-directional mode).

Note: The following conditions must apply for proper CI/NI operation:
In Bi-directional Mode, the same LCI and the same queue identifier QID must be used for the ABR connection in forward and backward directions; for example, in forward direction $L C I=2$ and QID=7, in backward direction LCI=2 and QID=7. In Uni-directional Mode, LCI and QID must have the LSB inverted; for example, in forward direction $L C I=3$ and $Q I D=7$, in backward direction $L C I=2$ and $Q I D=6$. The LCl inversion (toggle) is activated by setting the LCI toggle bit in the MODE1 register to 1.
(LCI toggling and Queue toggling are not necessary for proper operation of ABM-P but of preceding devices that expect the same LCI for forward and backward direction of one connection (e.g. AOP PXB4340 and ALP PXB4350).)

### 7.2.7 Backpressure Control Registers

## Register 21 UUBPTH0

Upstream UTOPIA Backpressure Threshold Register 0

| $\mathrm{CP}$ <br> Res Off | cess <br> alue <br> ddr |  | FFFF $_{\mathrm{H}}$ <br> UUBPTHO $\quad \mathbf{2 C}_{\mathbf{H}}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Typical Usage: |  |  | Written by CPU |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | UUBPTH0(17:10) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | UUBPTH0(9:2) |  |  |  |  |  |  |  |

## UUBPTH0(17:2) Upstream UTOPIA Backpressure Threshold 0

This bit field determines the backpressure threshold for the Upstream UTOPIA Receive Interface Group 0 (see Chapter 5.1.1) with a granularity of 4 cells.
The CPU programs the threshold with a granularity of 4 by right shifting the value by 2 : UUBPTH0(17:2):= (maximum_cells(17:0) >> 2 )

Register 22 UUBPTH1
Upstream UTOPIA Backpressure Threshold Register 1

| CPU Accessibility: | Read/Write |
| :--- | :--- |
| Reset Value: | FFFF $_{\mathbf{H}}$ |
| Offset Address: | UUBPTH1 $\quad \mathbf{2 D}_{\mathbf{H}}$ |
| Typical Usage: | Written by CPU |


| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | UUBPTH1(17:10) |  |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

UUBPTH1(17:2) Upstream UTOPIA Backpressure Threshold 1
This bit field determines the backpressure threshold for the
Upstream UTOPIA Receive Interface Group 1 (see Chapter 5.1.1) with a granularity of 4 cells.
The CPU programs the threshold with a granularity of 4 by right shifting the value by 2 :
UUBPTH1(17:2):= (maximum_cells(17:0) >> 2 )

Register 23 UUBPTH2
Upstream UTOPIA Backpressure Threshold Register 2

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{F F F F}_{\mathbf{H}}$
Offset Address: UUBPTH2 $\mathbf{2 E}_{\boldsymbol{H}}$
Typical Usage: Written by CPU

Bit

| 15 | 14 | 13 |
| :--- | :--- | :--- |

Register 24 UUBPTH3
Upstream UTOPIA Backpressure Threshold Register 3

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{F F F F}_{\mathbf{H}}$
Offset Address: UUBPTH3 $\mathbf{2 E}_{\boldsymbol{H}}$
Typical Usage: Written by CPU

Bi


UUBPTH3(17:2) Upstream UTOPIA Backpressure Threshold 3
This bit field determines the backpressure threshold for the
Upstream UTOPIA Receive Interface Group 3 (see Chapter 5.1.1) with a granularity of 4 cells.
The CPU programs the threshold with a granularity of 4 by right shifting the value by 2 :
UUBPTH3(17:2):= (maximum_cells(17:0) >> 2)

ABM-P PXF 4336 V1.1

Register Description
Register 25 UBPEI
UTOPIA Backpressure Exceed Indication Register

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UBPEI $\quad \mathbf{3 0}_{\mathbf{H}}$
Typical Usage: Read by CPU

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(7:0) |  |  |  |  |  |  |  |



DUBPEI(3:0) Downstream UTOPIA Backpressure Exceed Indication (3:0) UUBPEI(3:0) Upstream UTOPIA Backpressure Exceed Indication (3:0)

These bits indicate the respective UTOPIA backpressure threshold status.
Bit $i(i=0.3)$ active indicates, that the backpressure threshold for group i is exceeded (bit = ' H ') and the UTOPIA Receive Interface backpressures the respective UTOPIA ports.

Downstream UTOPIA Backpressure Threshold Register 0

| CPU Accessibility: | Read/Write |
| :--- | :--- |
| Reset Value: | FFFF $_{\mathbf{H}}$ |
| Offset Address: | DUBPTH $\quad \mathbf{3 1}_{\mathbf{H}}$ |
| Typical Usage: | Written by CPU |


| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DUBPTH0(17:10) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | DUBPTHO(9:2) |  |  |  |  |  |  |  |

DUBPTH0(17:2) Downstream UTOPIA Backpressure Threshold 0
This bit field determines the backpressure threshold for the Downstream UTOPIA Receive Interface Group 0 (see Chapter 5.2.1) with a granularity of 4 cells.
The CPU programs the threshold with a granularity of 4 by right shifting the value by 2 :
DUBPTH0(17:2):= (maximum_cells(17:0) >> 2)

Register 27 DUBPTH1
Downstream UTOPIA Backpressure Threshold Register 1

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{F F F F}_{\mathbf{H}}$ |
| :--- | :--- |
| Offset Address: | DUBPTH1 $\quad \mathbf{3 2}_{\mathrm{H}}$ |
| Typical Usage: | Written by CPU |



DUBPTH1(17:2) Downstream UTOPIA Backpressure Threshold 1
This bit field determines the backpressure threshold for the Downstream UTOPIA Receive Interface Group 1 (see Chapter 5.2.1) with a granularity of 4 cells.
The CPU programs the threshold with a granularity of 4 by right shifting the value by 2 :
DUBPTH1 (17:2):= (maximum_cells(17:0) >> 2)

## Register 28 DUBPTH2

Downstream UTOPIA Backpressure Threshold Register 2

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{F F F F}_{\mathbf{H}}$
Offset Address: DUBPTH2 $\quad 33_{\mathrm{H}}$
Typical Usage: Written by CPU

Bi 15
Bit
$15-14-13$

## Register 29 DUBPTH3

Downstream UTOPIA Backpressure Threshold Register 3

| CPU Accessibility: | Read/Write |
| :--- | :--- |
| Reset Value: | FFFF $_{\mathbf{H}}$ |
| Offset Address: | DUBPTH $^{\mathbf{3} \quad \mathbf{3 4}_{\mathrm{H}}}$ |
| Typical Usage: | Written by CPU |


| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DUBPTH3(17:10) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | DUBPTH3(9:2) |  |  |  |  |  |  |  |

## DUBPTH3(17:2) Downstream UTOPIA Backpressure Threshold 3

This bit field determines the backpressure threshold for the Downstream UTOPIA Receive Interface Group 3 (see Chapter 5.2.1) with a granularity of 4 cells.
The CPU programs the threshold with a granularity of 4 by right shifting the value by 2 :
DUBPTH3(17:2):= (maximum_cells(17:0) >> 2)

ABM-P
PXF 4336 V1.1
Register Description

### 7.2.8 QCI Control Registers

Register 30 DQCIC
Downstream Queue Congestion Indication Control Register


FSEN Frame Sync Enable
This bit enables frame sync operation controlled by signal 'QCITXFRAME'.
$0 \quad$ Frame Sync Operation disabled. Input signal 'QCITXFRAME' is ignored.
1 Frame Sync Operation enabled.
An active high edge at input signal 'QCITXFRAME' starts transmission of a new pattern.

BSEN Bit-Stuffing Enable
This bit enables HDLC bit-stuffing within the transmission pattern.
$0 \quad$ Bit-stuffing disabled.
1 Bit-stuffing enabled.

BPLEN(1:0) Bit-Pattern Length
This bit field determines the bit pattern payload length depending on the number of queues that need to be monitored.
$00 \quad 1 \mathrm{k}$ bits (queues $0 . .1023$ are monitored)
$01 \quad 2 \mathrm{k}$ bits (queues 0.2047 are monitored)

4 k bits (queues $0 . .4095$ are monitored)

QCIHYS(3:0) Queue Congestion Indication Hysteresis
This bit field determines the hysteresis that is applied to the Queue Congestion Indication threshold evaluation. The queue specific threshold is programmed in table QCIT.
The hysteresis determines a lower threshold $\mathrm{TH}_{\text {hys }}$ with
TH $_{\text {hysi }}=$ Threshold $_{i}$ - Delta $\mathrm{i}_{\mathrm{i}}$
The Delta $_{\mathrm{i}}$ value is determined by bit field $\mathrm{DH}(2: 0)$ and Threshold ${ }_{\mathrm{i}}$ with:
Delta $_{i}:=$ Threshold $_{i} \gg$ [QCIHYS(3:0)]
The following table shows the operation and resulting example $\mathrm{TH}_{\text {hysi }}$ values for the example of a threshold programmed to 1024 cells:

| QCIHYS <br> (2:0): | Delta $_{\mathrm{i}}:=$ | Example: |
| :--- | :--- | :--- |
| 0d | 0 | (hysteresis disabled) | TH $_{\text {hysi }}=1024$

ABM-P PXF 4336 V1.1

Register Description

### 7.2.9 DBA Control Registers

Register 31 DSBT1
Upstream/Downstream DBA Scheduler Block Threshold Register 1

|  | cess |  | rite |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | alue |  |  |  |  |  |  |  |
| Offs | ddre |  |  |  |  |  |  |  |
|  | Usag |  | and | by | urin | liza |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  | SB | 11:4 |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | SB | 11:4) |  |  |  |

## DSBT1HP(11:4) DBA Scheduler Block Threshold 1 High Priority

This bit field represents the most significant 8 bits of the internal 12-bit wide High Priority DBA Threshold 1. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccHP).
The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4 :
DSBT1HP(11:4):= (threshold_value >> 4)
DSBT1LP(11:4) DBA Scheduler Block Threshold 1 Low Priority
This bit field represents the most significant 8 bits of the internal 12-bit wide Low Priority DBA Threshold 1. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccLP).
The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4 :
DSBT1LP(11:4):= (threshold_value >> 4)

ABM-P

Register 32 DSBT2
Upstream/Downstream DBA Scheduler Block Threshold Register 2

|  | cess |  | Write |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | alue: |  |  |  |  |  |  |  |
|  | ddre |  |  |  |  |  |  |  |
|  | Usag |  | and | by | urin | liza |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  | SB | 11:4 |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | DS | 11:4 |  |  |  |

## DSBT2HP(11:4) DBA Scheduler Block Threshold 2 High Priority <br> This bit field represents the most significant 8 bits of the internal 12-bit wide High Priority DBA Threshold 2. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccHP). <br> The threshold range is ( $0 . .4095$ ) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4 <br> DSBT2HP(11:4):= (threshold_value >> 4) <br> DSBT2LP(11:4) DBA Scheduler Block Threshold 2 Low Priority <br> This bit field represents the most significant 8 bits of the internal 12-bit wide Low Priority DBA Threshold 2. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccLP). <br> The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4 <br> DSBT2LP(11:4):= (threshold_value >> 4)

ABM-P

Upstream/Downstream DBA Scheduler Block Threshold Register 3


## DSBT3HP(11:4) DBA Scheduler Block Threshold 3 High Priority <br> This bit field represents the most significant 8 bits of the internal 12-bit wide High Priority DBA Threshold 3. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccHP). <br> The threshold range is $(0 . .4095)$ with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4 <br> DSBT3HP(11:4):= (threshold_value >> 4) <br> DSBT3LP(11:4) DBA Scheduler Block Threshold 3 Low Priority <br> This bit field represents the most significant 8 bits of the internal 12 -bit wide Low Priority DBA Threshold 3. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccLP). <br> The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4 <br> DSBT3LP(11:4):= (threshold_value >> 4)

ABM-P

Upstream/Downstream DBA Scheduler Block Threshold Register 4


## DSBT4HP(11:4) DBA Scheduler Block Threshold 4 High Priority

This bit field represents the most significant 8 bits of the internal 12-bit wide High Priority DBA Threshold 4. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccHP).
The threshold range is $(0 . .4095)$ with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4 :
DSBT4HP(11:4):= (threshold_value >> 4)
DSBT4LP(11:4) DBA Scheduler Block Threshold 4 Low Priority
This bit field represents the most significant 8 bits of the internal 12-bit wide Low Priority DBA Threshold 4. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccLP).
The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4
DSBT4LP(11:4):= (threshold_value >> 4)

ABM-P
PXF 4336 V1.1
Register Description
Internal Table 1: DBA Threshold Crossing Table Transfer Register
The DBA Threshold Crossing Table (DTCT) Transfer Register is used to access the internal Upstream/Downstream DBA Threshold Crossing Table containing 2*8 entries of 16 bits each. Table 7-4 summarize the registers.

Table 7-4 Registers DTC Upstream/Downstream Table Access
15
0


DTCT is the transfer register (read only) for a 16-bit DTC Table entry. The Read process is controlled by the MAR (Memory Address Register). The 5 LSBs (= Bit $4 . .0$ ) of the MAR register select the memory/table that will be accessed; to select the DTC Table, bit field $\operatorname{MAR}(4: 0)$ must be set to $05_{\mathrm{H}}$. Bit 5 of MAR starts the transfer and is automatically cleared after execution.

## Table 7-5 WAR Register Mapping for DTC Table access

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(11:4) |  |  |  |  |  |  |  |



Core Selects the core (upstream/downstream) for access of the DBA Threshold Crossing Indication entries:
$0 \quad$ Upstream Core
1 Downstream Core
EntrySel(3:0) Selects one of the 8 DBA Threshold Crossing Indication Entries.

ABM-P PXF 4336 V1.1

Register Description
Register 35 DTCT
DTC Transfer Register

| CPU Accessibility: | Read |
| :--- | :--- |
| Reset Value: | $\mathbf{0 0 0 0}_{H}$ |
| Offset Address: | DTCT $\quad \mathbf{3 A}_{H}$ |
| Typical Usage: | Read by CPU |


| 15 | 14 | 13 |
| :--- | :--- | :--- |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DTCSBE(7:0) |  |  |  |  |  |  |  |

DTCSBE(15:0) DBA Threshold Crossing Scheduler Block Event
Each bit indicates that a DBA Threshold Crossing Event has occurred in a specific Scheduler Block (SB). The Threshold Crossing type must then be read from the respective SBOC table entry (see Register 50: SBOCO).
The Scheduler Block $\boldsymbol{j}$ is determined from the bit-position $\boldsymbol{N}$ in bit field DTCSBE(15:8) and the Entry number (Register WAR bit field 'EntrySel(3:0)' and bit 'Core'):
Core='0' Upstream Events:
$\mathrm{j}_{\text {SBU }}:=\operatorname{EntrySel(3:0)}$ * $16+\mathrm{N}$
Core='1' Downstream Events:
$\mathrm{j}_{\text {SBDn }}:=$ EntrySel(3:0) * $16+\mathrm{N}$
Note: The DTCSBE(15:0) entries are automatically cleared on read. Any new event (bit set by ABM-P) generates an interrupt in register ISRDBA (see Register 121: ISRDBA).

ABM-P PXF 4336 V1.1

### 7.2.10 LCI Table Transfer Registers

Internal Table 2: LCI Table Transfer Registers LCIO, LCI1, LCI2
These registers are used to access the internal Local Connection Identifier (LCI) table containing 16384 entries (one entry serves for upstream and downstream direction). Table 7-6 shows an overview of the registers involved.

Table 7-6 Registers for LCI Table Access


LCIO, LCI1 and LCI2 are the transfer registers for one 48-bit LCI table entry. The LCI value representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated LCI table entry is read into the LCIO/ LCI1/LCI2 Registers or modified by the LCIO/LCI1/LCI2 Register values with a write mechanism. The associated Mask Registers MASK0 to MASK2 allow a bit-wise masking for Write operation ( 0 - unmasked, 1 - masked). In case of Read operation, the dedicated $\mathrm{LCIO} / \mathrm{LCl1} / \mathrm{LCl} 2$ register bit will be overwritten by the respective LCl table entry bit value. In case of Write operation, the dedicated $\mathrm{LCI} 0 / \mathrm{LCI} 1 / \mathrm{LCl} 2$ register bit will modify the respective LCl table entry bit value.
The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR select the memory/table that will be accessed; to select the LCI table bit field $\operatorname{MAR}(4: 0)$ must be set to 0 . Bit 5 of the MAR starts the transfer and is automatically cleared after execution.

Table 7-7 WAR Register Mapping for LCI Table Access

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LCISel(13:8) |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | LCISel(7:0) |  |  |  |  |  |  |  |

## LCI Transfer Register 0

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: LCIO $\mathbf{3 B}_{\mathrm{H}}$
Typical Usage: Written and Read by CPU to maintain the LCI table


ABM-P PXF 4336 V1.1

Register Description
Register 37 LCI1

## LCI Transfer Register 1

| CPU Accessibility: | Read/Write |  |
| :--- | :--- | :--- |
| Reset Value: | $\mathbf{0 0 0 0}_{\mathrm{H}}$ |  |
| Offset Address: | LCI | $\mathbf{3 C}_{\mathrm{H}}$ |

Typical Usage: Written and Read by CPU to maintain the LCI table

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DnQID(12:5) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | DnQID(4:0) |  |  |  |  | Dnflags(2:0) |  |  |

DnQID(12:0) Downstream Queue Identifier.
Specifies the queue (0..8191) in which the cells of the connection are stored.

Dnflag 2 Last cell of packet flag for downstream direction;
This bit is autonomously used by the EPD function of the ABM-P. Initialize to 1 at connection setup.
Do not Write during normal operation.

Dnflag 1 Discard packet flag in downstream direction;
This bit is autonomously used by the EPD function of the ABM-P. Initialize to 0 at connection setup.
Do not Write during normal operation.

Dnflag $0 \quad$ Discard rest of packet flag in downstream direction;
This bit is autonomously used by the EPD function of the ABM-P. Initialize to 0 at connection setup.
Do not Write during normal operation.

ABM-P PXF 4336 V1.1

Register Description
Register 38 LCl2
LCI Transfer Register 2

| CPU Accessibility: | Read/Write |  |
| :--- | :--- | :--- |
| Reset Value: | $\mathbf{0 0 0 0}_{\mathrm{H}}$ |  |
| Offset Address: | $\mathbf{L C I 1}$ | $\mathbf{3 D}_{\mathrm{H}}$ |

Typical Usage: Written and Read by CPU to maintain the LCI table


ABM-P
PXF 4336 V1.1

### 7.2.11 Traffic Class Table Transfer Registers

Internal Table 3: Traffic Class Table Transfer Registers TCT0, TCT1, TCT2, TCT3
The Traffic Class Table Transfer Registers are used to access the internal Traffic Class Table (TCT) containing 2*16 entries of $4 * 64$ bits each ( 16 traffic classes per ABM-P core, 4 words of 64 bits per entry). Table 7-8 shows an overview of the registers involved.

Table 7-8 Registers for TCT Table Access
630

| TCT RAM entry |  |  |  |  |  |  |  | RAM select: |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 015 |  | 015 |  | 015 |  | 0 | 15 | 0 |
| TCT3 |  | TCT2 |  | TCT1 |  | TCT0 |  | MAR $=01_{\text {H }}$ |  |
|  | 015 |  |  |  |  |  |  |  | CT entry select: |
| 15 |  |  | 015 |  | 015 |  | 0 | 15 | 0 |
| MASK3 |  | MASK2 |  | MASK1 |  | MASK0 |  |  | WAR (0..127 ${ }_{\text {D }}$ ) |

TCT0, TCT1, TCT2 and TCT3 are the transfer registers used to access the $4 * 64$ bit TCT table entries.
Core selection, traffic class number, and 64-bit word selection of the table entry which needs to be read or written must be programmed to the Word Address Register (WAR). The dedicated TCT table entry 64-bit word is read into the TCT3/TCT2/TCT1/TCT0 registers or modified by the TCT3/TCT2/TCT1/TCT0 register values with a write mechanism. The associated Mask Registers MASKi ( $\mathrm{i}=3 . .0$ ) allow a bit-wise masking for Write operation ( 0 - unmasked, 1 - masked). In case of Read operation, the dedicated TCTi ( $\mathrm{i}=3 . .0$ ) register bit will be overwritten by the respective TCT table entry bit value. In case of Write operation, the dedicated TCTi ( $\mathrm{i}=3 . .0$ ) register bit will modify the respective TCT table entry bit value.
The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR select the memory/table that will be accessed; to select the TCT table bit field $\operatorname{MAR}(4: 0)$ must be set to 1 . Bit 5 of MAR starts the transfer and is automatically cleared after execution.

Table 7-9 WAR Register Mapping for TCT Table Access

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(7:0) |  |  |  |  |  |  |  |

Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused | CoreSel |  | $\operatorname{TCID}(3: 0)$ |  | word64Sel(1:0) |  |

## CoreSel

## Selects the ABM-P core for TCT table access:

$0 \quad$ Upstream core selected (Core 0)
1 Downstream core selected (Core 1)

TCID(3:0) Selects The Traffic Class for the TCT table access in the range (0..15).
word64Sel(1:0) Selects The 64-Bit Word of the 256-bit TCT table entry for access:
00 Bit field (63..0) of traffic class entry is selected.
01 Bit field (127..64) of traffic class entry is selected.
10 Bit field (191..128) of traffic class entry is selected.
11 Bit field (255..192) of traffic class entry is selected.
The meaning of registers TCTi ( $\mathrm{i}=3 . .0$ ) depends on the word selection bit field 'word64Sel(1:0)' in the WAR, because 256-bit TCT entries are mapped to 64 bits of registers TCTi $(\mathrm{i}=3 . .0)$ by this selection:

ABM-P PXF 4336 V1.1


1) All 5 statistical counters stop at their maximum value. Counters must be set to 0 after read.

|  | 24 | 23 | 16 | 15 | 8 | 7 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | unused(7:0) | LostCell sBuffer $(3: 0)^{1)}$ | LostCell $\mathrm{sSB}(3: 0)$ | LostP | ets/ |  |  |
| 2 | unused(13:0) |  |  | TrafClassOccNg(17:0) |  |  |  |
| 1 | unused(7:0) | QueueMax(7:0) |  | unused(3:0) | QueueCiCLP1(11:0) |  |  |
|  | unused(7:0) | BufCiCLP1(7:0) |  | BufMaxNg(7:0) |  | BufEPDNg(7:0) |  |

1) All5 statistical counters stop at their maximum value. Counters must be set to 0 after read.

Note: - grey fields are 'unused', it is recommended to mask them for write access

- green fields must be configured (written) by the CPU
- blue fields are statistical counter values optionally read by CPU

TCT Transfer Register 0

|  | cess |  | rite |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | alue: |  |  |  |  |  |  |  |
| Offs | ddre |  |  |  |  |  |  |  |
| Typ | Usag |  | and <br> aning <br> 4 Sel |  | $\begin{aligned} & 0 \mathrm{ma} \\ & 0 \mathrm{dt} \end{aligned}$ | the on |  |  |
| Reg | WA | rd64S | $0)=$ |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  | BufM | (7:0) |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | BufE | (7:0 |  |  |  |


| BufMaxNg(7:0) | Maximum Buffer Fill Threshold for a non-real-time traffic class <br> configuration (register TCT1, DwordSel=00). <br> The first cell exceeding this threshold is discarded and if also PPD <br> is enabled for this traffic class (register TCT1, DwordSel=00, <br> PPDen=1) PPD is applied on a per connection (LCI) basis. |
| :--- | :--- |
| The threshold is defined with a granularity of 1024 cells: |  |
| Threshold = BufMaxNg(7:0) * 1024 Cells |  |

ABM-P

Register WAR.Word64Sel(1:0) ='01':

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | unused(3:0) |  |  |  | QueueCiCLP1(11:8) |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | QueueCiCLP1(7:0) |  |  |  |  |  |  |  |

QueueCiCLP1 (11:0)

Combined Queue Threshold of this Traffic Class for the following cases:
a) if ABRen=1 for the traffic class $\Rightarrow A B R$ Congestion Indication $\mathrm{CI} / \mathrm{NI} / \mathrm{EFCl}$ is triggered
b) if CLPT=0 (CLP transparent bit is not true) and EPDen=0 $\Rightarrow$ CLP1 queue threshold for CLP=1 cells (cells with CLP=1 are discarded)
c) if CLPT=0 and EPDen=1
$\Rightarrow$ EPD GFR queue threshold. If that threshold and additionally BufNrtEPD (of the respective traffic class) is exceeded then EPD is triggered.
The threshold is defined with a granularity of 4:
Threshold = QueueCiCLP1(7:0) * 4 Cells

Register WAR.Word64Sel(1:0) ='10':

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TrafClassOccNg(15:8) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | TrafClassOccNg(7:0) |  |  |  |  |  |  |  |

TrafClassOccNg Current Buffer Occupation in number of cells for this traffic class. (15:0)

Do not Write in normal operation.

Register WAR.Word64Sel(1:0) ='11':

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LostPackets/CLP1Cells(15:8) |  |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LostPackets/CLP1Cells(7:0) |  |  |  |  |  | 0 |  |

LostPackets/ Count of Lost Packets due to EPD Overflow for this traffic class CLP1Cells (15:0) or count of lost CLP=1 cells due to CLP threshold overflow. Automatically reset after Read access.

ABM-P PXF 4336 V1.1

TCT Transfer Register 1

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | $\mathbf{T C T 1}$ | $\mathbf{3 F}_{\mathbf{H}}$ |

Typical Usage: Written and Read by CPU to maintain the TCT table; the meaning of register TCT1 depends on the bit field 'Word64Sel' in WAR;

Register WAR.Word64Sel(1:0) ='00':


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BufCiCLP1(17:10) |  |  |  |  |  |  |  |

## BufCiCLP1 <br> (17:10) <br> Buffer EPD CLP1 Threshold

This 8-bit value determines a global cell filling level threshold with a granularity of 1024 cells that triggers early packet discard (EPD) for CLP=1 tagged frames used by GFR traffic class service (low watermark).
The threshold values are compared with the non guaranteed Buffer Occupancy counters UBufferOccNg, DBufferOccNg respectively.
The CPU programs the threshold with a granularity of 1024 cells by right shifting the value by 10 :

BufCiCLP1(17:10):= (threshold_value(17:0) >> 10)
Note: In ABM v1.1 this threshold was determined by registers UEC and DEC.

ABM-P PXF 4336 V1.1

Register Description
Register WAR.Word64Sel(1:0) ='01'

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | unused(7:0) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | QueueMax(7:0) |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { QueueMax } \\ & (7: 0) \end{aligned}$ |  | This 8-bit value determines the maximum queue length with a granularity of 64 cells. <br> The CPU programs the maximum queue length with a granularity of 64 cells by right shifting the value by 6 : |  |  |  |  |  |  |
|  |  | QueueMax(7:0):= queuelength >> 6 |  |  |  |  |  |  |
|  |  |  |  | th o | ueu |  |  |  |



Register Description
Register WAR.Word64Sel(1:0) ='11':

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | unused(7:0) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | LostCellsBuffer(3:0) |  |  |  | LostCellsSB(3:0) |  |  |  |

LostCellsBuffer
(3:0)

LostCellsSB
(3:0)

Count of Lost Cells due to Buffer Overflow for this traffic class.
Automatically reset after Read access.

Count of Lost Cells due to Scheduler Block Overflow for this traffic class.
Automatically reset after Read access.

TCT Transfer Register 2


Register WAR.Word64Sel(1:0) ='01':

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | unused(3:0) |  |  |  | SBCiCLP1(11:8) |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | SBCiCLP1(7:0) |  |  |  |  |  |  |  |

## SBCiCLP1(11:0) Scheduler Block Ci/CLP1 Threshold

This threshold determines a maximum number of low priority cells allowed to be stored per scheduler block with a granularity of 64 cells.
The CPU programs the threshold with a granularity of 64 cells by right shifting the value by 6 :

SBCiCLP1(11:0):= threshold >> 6

Register WAR.Word64Sel(1:0) ='10':

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

AcceptedCells/ Count of Accepted Cells or AAL5 Units within this traffic class, Packets
(15:0) depending on flag SCNT in TCT3. If SCNT $=0$ :
This counter is incremented when a user data cell with AAL indication $=1$ is accepted (Packet end indication in AAL5: PTI= $x \times 1$ ). If SCNT = 1 all accepted cells are counted
Do not Write in normal operation.
Must be reset after Read access.

Register WAR.Word64Sel(1:0) ='11':

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



LostCellsTotal Count of all lost cells for this traffic class.
(15:0) Do not Write in normal operation.
Must be reset after Read access.

Register 42 TCT3
TCT Transfer Register 3

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathrm{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | TCT3 | $\mathbf{4 1}_{\mathrm{H}}$ |

Typical Usage: Written and Read by CPU to maintain the TCT table; the meaning of register TCT3 depends on the bit field 'Word64Sel' in WAR;

Register WAR.Word64Sel(1:0) ='00':


Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCNT | CntLP <br> DBA | GFRen | CLPtran <br> s <br> DBA |  | unused(3:0) |  |

DH DeltaHysteresis for threshold evaluations with hysteresis applied:
(2:0)
This value is per traffic class, but is evaluated individually for each effected threshold TH relative to the threshold size. The hysteresis determines a lower threshold TL with
$\mathrm{TL}_{\mathrm{i}}:=\mathrm{TH}_{\mathrm{i}}$ - Delta $_{\mathrm{i}}$
The Delta ${ }_{\mathrm{i}}$ value is determined by bit field $\mathrm{DH}(2: 0)$ and $\mathrm{TH}_{\mathrm{i}}$ with:
Delta $:=$ TH $_{\mathrm{i}} \gg[\mathrm{DH}(2: 0)+1]$
The following table shows the operation and resulting $\mathrm{TL}_{\mathrm{i}}$ values for the example of a threshold programmed to 256 cells:

| DH(2:0): | Delta $_{\mathrm{i}}=$ |  | Example: |
| :--- | :--- | :--- | :--- |
| 0d | 0 | (hysteresis disabled) | $\mathrm{TL}_{\mathrm{i}}:=256$ |
| 1d | $\mathrm{TH}_{\mathrm{i}} \gg 2$ |  | $\mathrm{TL}_{\mathrm{i}}=192$ |
| 2d | $\mathrm{TH}_{\mathrm{i}} \gg 3$ |  | $\mathrm{TL}_{\mathrm{i}}:=224$ |

ABM-P
PXF 4336 V1.1
Register Description

| 3d | $\mathrm{TH}_{\mathrm{i}} \gg 4$ |  | $\mathrm{TL}_{\mathrm{i}}:=240$ |
| :--- | :--- | :--- | :--- |
| 4 d | $\mathrm{TH}_{\mathrm{i}} \gg 5$ | $\mathrm{TL}_{\mathrm{i}}:=248$ |  |
| 5 d | $\mathrm{TH}_{\mathrm{i}} \gg 6$ |  | $\mathrm{TL}_{\mathrm{i}}:=252$ |
| 6d | $\mathrm{TH}_{\mathrm{i}} \gg 7$ |  | $\mathrm{TL}_{\mathrm{i}}:=254$ |
| 7 d | $\mathrm{TH}_{\mathrm{i}} \gg 8$ | (hysteresis ineffective) | $\mathrm{TL}_{\mathrm{i}}:=256$ |


| ABRen | Congestion indication |
| :---: | :---: |
|  | This bit enables congestion indication marking in user cells (EFCI marking) within every ABR connection (LCI) that belongs to this traffic class: |
|  | 0 Congestion indication disabled. |
|  | 1 Congestion indication enabled. |
|  | Note: This $A B R$ function is a buffer manager function and not related to the Enhanced Rate Control (ERC) unit. |
| ABRvp | Indication for update of RM cells (ABR service category) relating to the VP or to the individual VC, respectively: |
|  | $0 \quad$ Congestion is indicated via VC RM cells (F5 flow). <br> VC RM cells are identified with $\mathrm{PTI}=110$ and VCl <> 6. |
|  | Congestion is indicated via VP RM cells (F4 flow). VP RM cells are identified with VCI=6 (regardless of the value of the PTI field) |
|  | Note: According to the standards, VP RM cells MUST have $V C I=6$ and $P T I=110$. If cells with $P T I=110$ and VCl <> 6 are contained in the cell stream they are ignored. This is the correct behavior for an $A B R$ VC within an $A B R$ VP. |
| EPDen | EPD for the individual traffic class. EPD is used for every connection (LCI) within that traffic class (see Chapter 3.4.1.6.3): |
|  | 0 EPD is disabled. |
|  | 1 EPD is enabled. |
| PPDen | PPD for the individual traffic class. PPD is used for every connection (LCI) within that traffic class (see Chapter 3.4.1.6.3): |
|  | $0 \quad$ PPD is disabled |

PPD is enabled

## SCNT Counter Function Select

This bit selects the function of counter 'AcceptedCells/ Packets(31:0)':
$0 \quad$ Accepted Packets are counted
1 Accepted Cells are counted

CntLPDBA Count all Low Priority (DBA):
This bit enforces that all cells of that traffic class are counted as low priority cells for DBA threshold counters, regardless of the CLP bit value.
$0 \quad$ CLP bit is evaluated and determines whether the cell is counted by the High Priority (HP) or Low Priority (LP) counters.

1
CLP bit is not evaluated; all cells are treated as low priority and are counted by the Low Priority counter (LP).

GFRen GFR Enable:
This bit enables a modified EPD threshold evaluation for GFR traffic (see Chapter 3.4.1.6.3).
$0 \quad$ Modified EPD threshold evaluation for GFR disabled
1 Modified EPD threshold evaluation for GFR enabled

## CLPtransDBA CLP Transparent (DBA):

Specifies whether the CLP bit of cells belonging to this connection is evaluated or not for DBA threshold checks and counters.

0
1 CLP bit is not evaluated; all cells are treated as high priority cells assuming CLP=0.

ABM-P

Register WAR.Word64Sel(1:0) ='01':

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TrafClassMax(7:0) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | SBMax(7:0) |  |  |  |  |  |  |  |

## TrafClassMax

(7:0)

Maximum Traffic Class Fill Threshold (determines the maximum number of cells in all queues associated with this traffic class). The threshold is defined with a granularity of 1024:
Threshold = TrafClassMax(7:0) * 1024 Cells

SBMax(7:0) Combined Threshold of the Maximum Number of Buffered Cells in the Scheduler Block; that is, all cells which are in the traffic classes (= cells in the corresponding queues) of the Scheduler Block for the following cases:
a) If $E P D e n=0$ and $A B R e n=0$
$\Rightarrow$ Maximum Scheduler Block fill threshold for CLP='0/1' cells
b) If EPDen=1 and ABRen=0
$\Rightarrow$ EPD Scheduler Block threshold
c) If $\mathrm{ABRen}=1$
$\Rightarrow \mathrm{Cl}$ Scheduler Block threshold for ABR connections (Set Cl-Bit (Congestion Indication) in the RM cells)
The threshold is defined with a granularity of 1024:
Threshold $=$ SBMax (7:0) * 1024 Cells

Register WAR.Word64Sel(1:0) ='10':
$\left.\begin{array}{cccccccc}\text { Bit } & 15 & 14 & 13 & 12 & 11 & 10 & 9\end{array}\right] 8$

| AcceptedCells/ | Count of Accepted Cells or AAL5 Units within this traffic class, <br> depending on flag SCNT in TCT3. |
| :--- | :--- |
| Packets | If SCNT $=0:$ |
| (31:16) | This counter is incremented when a user data cell with AAL |
|  | indication=1 is accepted (Packet end indication in AAL5: PTI= $x \times 1$ ).. |
|  | If SCNT $=1$ all accepted cells are counted |
|  | Do not Write in normal operation. |
|  | Must be reset after Read access. |

Register WAR.Word64Sel(1:0) ='11':


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LostCellsTotal(23:16) |  |  |  |  |  |  |  |


| LostCellsTotal | Count of all lost cells for this traffic class. |
| :--- | :--- |
| (31:16) | Do not Write in normal operation. |
|  | Must be reset after Read access. |

ABM-P PXF 4336 V1.1

## Register Description

### 7.2.12 Queue Configuration Table Transfer Registers

## Internal Table 4: Queue Configuration Table Transfer Registers QCTO.. 6

Queue Configuration Table Transfer Registers are used to access the internal Queue Configuration Table (QCT) containing 2*8192 entries. The lower 8 K entries control the upstream core queues and the upper 8 K entries control the downstream core queues. Table 7-10 shows an overview of the registers involved. Some fields are not used for entry 0 (common real time bypass)

Table 7-10 Registers for Queue Configuration Table Access

| 111 |  |  |  |  |  | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| QCT RAM entry |  |  |  |  |  |  | RAM select: |
| 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 |
| QCT6 | QCT5 | QCT4 | QCT3 | QCT2 | QCT1 | QCTO | $\mathrm{MAR}=02_{\mathrm{H}}$ |
|  |  |  |  |  |  |  | Queue select: |
| 150 | 150 | 150 | 150 | 150 | 150 | 15 | 150 |
| $\begin{aligned} & \text { MASK6 } \\ & =\text { FFFF }_{\mathrm{H}} \end{aligned}$ | $\begin{aligned} & \text { MASK5 } \\ & =\text { FFFFF }_{H} \end{aligned}$ | $\begin{aligned} & \text { MASK4 } \\ & =\text { FFFF }_{H} \end{aligned}$ | $\begin{aligned} & \text { MASK3 } \\ & =\text { FFFF }_{H} \end{aligned}$ | MASK2 | MASK1 | $\begin{aligned} & \text { MASKO } \\ & =\text { FFFF }_{H} \end{aligned}$ | $\begin{array}{\|c} \hline \text { WAR } \\ \left(0 . .16383_{D}\right) \end{array}$ |

QCT0...QCT6 are the transfer registers for one 112 bit QCT table entry. The core selection and queue number representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated QCT table entry is read into the QCT0..QCT6 registers or modified by the QCTO..QCT6 register values with a write mechanism. The associated Mask Registers MASKO..MASK6 allow a bit-wise Write operation ( $0-$ unmasked, 1 - masked). In case of Read operation, the dedicated QCT0..QCT6 register bit will be overwritten by the respective QCT table entry bit value. In case of Write operation, the dedicated QCTO..QCT6 register bit will modify the respective QCT table entry bit value.
Note: It is recommended not to Write to bit fields (111:64) and (15:0) of the QCT table entries; i.e. registers MASKO, MASK6, MASK5, MASK4 and MASK3 should always be programmed with FFFF $_{H}$.
The 13 LSBs (= Bit 12..0) of the WAR register select the queue-specific entry that will be accessed and bit 'CoreSel' the ABM-P core.

The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR select the memory/table that will be accessed; to select the QCT table, bit field $\operatorname{MAR}(4: 0)$ must be set to 2 . Bit 5 of MAR starts the transfer and is automatically cleared after execution.

## Table 7-11 WAR Register Mapping for LCI Table Access

| Bit | $15 \quad 14$ | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | unused(1:0) | CoreSel |  |  | (1 |  |  |
| Bit | $7 \quad 6$ | 5 | 4 | 3 | 2 | 1 | 0 |
|  | QSel(7:0) |  |  |  |  |  |  |


| CoreSel | Selects an ABM-P Core: |  |
| :--- | :--- | :--- |
|  | 0 | Upstream core selected |
|  | 1 | Downstream core selected |

QSel(12:0) Selects a Queue Entry within the range (0..8191).

ABM-P PXF 4336 V1.1

Register Description
Register 43 QCTO
Queue Configuration Transfer Register 0

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\boldsymbol{H}}$ |
| :--- | :--- |
| Offset Address: | QCTO <br> Typical Usage: |
| Read by CPU |  |


| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | use |  | QueueLength(13:8) |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | QueueLength(7:0) |  |  |  |  |  |  |  |

QueueLength
(13:0)

Represents the Current Number of Cells Stored in this Queue. Do not Write in normal operation.

## Register 44 QCT1

Queue Configuration Transfer Register 1

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: QCT1 $\mathbf{4 3}_{\mathrm{H}}$
Typical Usage: Written and Read by CPU to maintain the LCI table

Bit

| $c$ | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DQac | RSall | VS/VD <br> en | ABR <br> dir |  | $\operatorname{TCID}(3: 0)$ |  |  |

Bi

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| QIDvalid |  |  |  | $\operatorname{SBID}(6: 0)$ |  |  |  |

## DQac Dummy Queue Action

This bit is a command bit that must always be set when a dummy queue is activated or deactivated.
Note: Read access to this command bit will always return '0'.

## RSall

ReSchedule Always
This bit determines the queue scheduling process:
' 0 ' The queue is only scheduled/re-scheduled with its specific rate while the queue is not empty (normal operation).

## Register Description

' 1 ' The queue is always scheduled/re-scheduled with its specific rate independent of the queue filling level. Scheduling an empty queue results in an 'empty cell cycle' (no cell is emitted during this cycle). A so called 'dummy queue' is used either for generating empty cell cycles or by the ERC unit for generating out-of-rate RM cells.

Note: 'RSall' can be set with connection setup (together with QIDvalid='1') or anytime while the queue is enabled.
After setting bit 'RSall', the ABM-P will automatically set bit 'MGconf/DQsch' to acknowledge the first dummy schedule event. The 'RSall' information is internally conveyed to the scheduler. This process is acknowledged by an interrupt (Bit 'UDQRD/DDQRD' in Register 117: ISRC). It is recommended not to select any other table or table entry while waiting for this acknowledge.

Note: 'RSall' can be reset anytime while the queue is enabled. In response to resetting 'RSall' the ABM-P will generate an interrupt (Bit 'UDQRD/ DDQRD' in Register 117: ISRC) and reset bit 'MGconf/DQsch' in this table.
Note: To activate or deactivate a dummy queue, command bit 'DQac' must be set in conjunction with setting or resetting bit 'RSall'.

## VS/VDen VS/VD Enable

This bit enables ABR VS/VD operation for the queue (in conjunction with appropriate settings of the ERC unit):
' 0 ' The queue is not configured for ABR VS/VD operation.
' 1 ' The queue is configured for ABR VS/VD operation in conjunction with proper settings of the ERC unit. This bit enables control information exchange between the Buffer Manager and the ERC unit as well as enables ABR OAM cell handling.

## ABM-P PXF 4336 V1.1

Register Description


Note: ABR Congestion Indication is done in RM cells of the backward ABR connection. In Bi-directional Mode, these cells are handled by the opposite core (therefore ABRdir must be 1 for each ABR QID). In Mini-switch Mode, these cells can be handled from the same or opposite core depending on configuration. (If only one core will be used, ABRdir must be 0 for each ABR QID.)

Queue Configuration Transfer Register 2

| CPU | Accessibi <br> t Value: |  | rite |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Offs | t Address: |  |  |  |  |  |  |  |
| Typi | cal Usage: |  | by | con | VC- | op |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | MGconf/ DQsch |  |  |  | ID(6 |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  |  |  |  |



RSall='1'
The queue is configured as a 'dummy queue':
DQsch

The queue is activated as a 'dummy queue', but no first dummy schedule event has occurred.
1 The queue is activated as a 'dummy queue' and at least one first dummy schedule event has occurred.
Note: 'RSall' can be reset anytime while the queue is enabled. In response to resetting 'RSall' the ABM-P will generate an interrupt (Bit 'UDQRD/ DDQRD' in Register 117: ISRC) and reset bit 'MGconf/DQsch' in this table.

MGID(6:0) Merge Group Number (0..127)
Assigns the queue to one of 128 merge groups of this core.

MinBG(7:0) Minimum Buffer Guarantee
This bit field determines a minimum buffer reservation for this particular queue. The sum of all minimum buffer reservations virtually divides the total buffer into a 'Guaranteed' part and a shared 'Non-Guaranteed' part.
The minimum buffer reservation offers to granularities depending on MSB of MinBG(7):
MinBG(7) Granularity of 1 cell for short queues (e.g. real-time $:=0 \quad$ queues):

The minimum reserved buffer in number of cells is reserved_buffer $=\operatorname{MinBG}(6: 0)=\{0,1,2, . .127\}$
MinBG(7) Granularity of 8 cells for long queues (e.g. non-real-time $:=1 \quad$ queues):

The minimum reserved buffer in number of cells is reserved_buffer $=\operatorname{MinBG}(6: 0) \ll 3=\{0,8,16, . .1016\}$

ABM-P
PXF 4336 V1.1
Register Description
Register 46 QCT3
Queue Configuration Transfer Register 3

| CPU Accessibility: | Read/Write |  |
| :--- | :--- | :--- |
| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |
| Offset Address: | $\mathbf{Q C T 3} \quad \mathbf{4 5}_{\mathrm{H}}$ |  |
| Typical Usage: | Not used by CPU |  |


| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| unused(11:4) |  |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  | EOP | Cl | NI | EFCI |
| EOP |  | EOP-Flag: |  |  |  |  |  |  |
|  |  | Do not Write during normal operation. |  |  |  |  |  |  |
| CI |  | CI-Flag: |  |  |  |  |  |  |
|  |  | Whenever a cell is accepted the respective queue threshold values are checked. In case a Cl condition is detected, this condition is stored in flag2 for further recognition by resource monitoring operation (ABR). <br> It is recommended to set this bit to 0 during queue setup. Do not Write during normal operation. |  |  |  |  |  |  |
| NI |  | NI-Flag: |  |  |  |  |  |  |
|  |  | Whenever a cell is accepted the respective queue threshold values are checked. In case a NI condition is detected, this condition is stored in flag1 for further recognition by resource monitoring operation (ABR). <br> It is recommended to set this bit to 0 during queue setup. Do not Write during normal operation. |  |  |  |  |  |  |
| EFCI |  | EFCI-Flag: |  |  |  |  |  |  |
|  |  | Whenever a cell is accepted the respective queue threshold values are checked. In case a EFCl condition is detected, this condition is stored in flag0 for further recognition by resource monitoring operation (ABR). <br> It is recommended to set this bit to 0 during queue setup. Do not Write during normal operation. |  |  |  |  |  |  |

Queue Configuration Transfer Register 4


Reserved(15:0) Do not Write in normal operation.

Queue Configuration Transfer Register 5

reserved(15:0) Do not Write in normal operation.

Queue Configuration Transfer Register 6

reserved(15:0) Do not Write in normal operation.

ABM-P
PXF 4336 V1.1
Register Description

### 7.2.13 Scheduler Block Occupancy Table Transfer Registers

## Internal Table 5:

Scheduler Block Occupancy Table Transfer Registers SBOCO..SBOC4
The Scheduler Block Occupancy Table Transfer Registers are used to access the internal Scheduler Block Occupancy Table (SBOC) containing 2*128 entries of 80 bit each. Table $7-12$ shows an overview of the registers involved.
Note: The SBOC table information is typically not required by the CPU. The SBOC maintains global counters that are internally used for threshold evaluation.
In case of DBA operation, the SBOCO transfer register provides information about threshold crossing events that are evaluated by CPU for the DBA algorithm.
For statistical purposes, reading the SBOC entries provides a snap shot of the respective scheduler occupation situation distinguished by priorities and also the current number of discarded low priority cells.

Table 7-12 Registers for SBOC Table Access

| 79 |  |  |  |  | RAM Select: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SBOC RAM entry |  |  |  |  |  |
| 150 | 015 | 015 | 015 | 0150 | 150 |
| SBOC4 | SBOC3 | SBOC2 | SBOC1 | SBOC0 | MAR $=03_{\text {H }}$ |
|  | 015 | 015 |  |  | Entry select: |
| 150 |  |  | 015 | 0150 | 150 |
| MASK4 | MASK3 | MASK2 | MASK1 | MASK0 | WAR (0..255 ${ }_{\text {D }}$ ) |

SBOC0..SBOC4 are the transfer registers for one 80-bit SBOC table entry. The Scheduler Block number representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated SBOC table entry is read into the SBOC0..SBOC4 Registers or modified by the SBOC0..SBOC4 register values with a write mechanism. The associated Mask Registers MASKO..MASK4 allow a bit-wise Write operation ( 0 - unmasked, 1 - masked). In case of Read operation, the dedicated SBOC0..SBOC4 register bit will be overwritten by the respective SBOC table entry bit value. In case of Write operation, the dedicated SBOC0..SBOC4 register bit will modify the respective SBOC table entry bit value.
The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the SBOC table, bit field $\operatorname{MAR}(4: 0)$ must be set to 3 . Bit 5 of MAR starts the transfer and is automatically cleared after execution.

ABM-P PXF 4336 V1.1

Register Description
Table 7-13 WAR Register Mapping for SBOC Table Access

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(7:0) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | CoreSel | SchedSel(6:0) |  |  |  |  |  |  |


| CoreSel | Selects an ABM-P core: |  |  |
| :---: | :---: | :---: | :---: |
|  | 0 |  |  |
|  | 1 |  |  |

SchedSel(6:0) Selects one of the 128 core-specific Scheduler Blocks.

## Register 50 SBOC0

## SBOC Transfer Register 0

CPU Accessibility: Read only

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |
| :--- | :--- | :--- |
| Offset Address: | $\mathbf{S B O C O} \quad \mathbf{4 9}_{\mathbf{H}}$ |
| Typical Usage: | Read by CPU |


| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SBO | (1:0) | SBO | 1:0) |  | 1:0) | SBO | (1:0) |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DBATHCROSS DBA Threshold Crossing Indication
(7:0) DBATHCROSS(3:0) correspond to the four thresholds for low priority cells, DBATHCROSS(7:4) to the four thresholds for high priority cells.
A '1' indicates that the dedicated threshold was reached. The flags are reset if both SBOccLP and SBOccHP are equal 0 .

## Register 51 SBOC1

SBOC Transfer Register 1

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: $\quad$ SBOC1 $\mathbf{4 A}_{\boldsymbol{H}}$
Typical Usage: Read by CPU (for debug purposes or statistics)


| SBOccLPd | Scheduler Block Occupancy Counter Low Priority Discarded <br> (17:2) |
| :--- | :--- |
|  | Cells |
| The Counter is reset if both SBOccLP and SBOccHP are equal 0. |  |
|  | Note: The $L S B s$ SBOccLPd(1:0) are mapped to transfer register |
|  | SBOCO. |

## Register 52 SBOC2

SBOC Transfer Register 2

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: SBOC1 4B $_{\mathrm{H}}$
Typical Usage: Read by CPU (for debug purposes or statistics)


Bi


SBOccLP(17:2) Scheduler Block Occupancy Counter Low Priority
Note: The LSBs SBOccLP(1:0) are mapped to transfer register SBOCO.

ABM-P PXF 4336 V1.1

Register Description

## Register 53 SBOC3

SBOC Transfer Register 3
CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: $\quad$ SBOC3 $\quad \mathbf{4 C}_{\mathrm{H}}$
Typical Usage: Read by CPU (for debug purposes or statistics)

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SBOccHP(17:10) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | SBOccHP(9:2) |  |  |  |  |  |  |  |

## SBOccHP(17:2) Scheduler Block Occupancy Counter High Priority

Note: The LSBs SBOccHP(1:0) are mapped to transfer register SBOCO.

ABM-P PXF 4336 V1.1

Register Description

## Register 54 SBOC4

SBOC Transfer Register 4
CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: $\quad$ SBOC4 $\mathbf{4 D}_{\mathrm{H}}$
Typical Usage: Read by CPU (for debug purposes or statistics)


SBOccNg(17:2) Scheduler Block Occupancy Counter Non Guaranteed Note: The LSBs SBOccNg(1:0) are mapped to transfer register SBOCO.

ABM-P PXF 4336 V1.1

### 7.2.14 Merge Group Table Transfer Registers

Internal Table 6: Merge Group Table Transfer Registers MGTO..MGT2
The Merge Group Table Transfer Registers are used to access the internal Merge Group Table (MGT) containing 2*128 entries of 48 bit each. Table 7 -12 shows an overview of the registers involved.

Table 7-14 Registers for MGT Table Access

| 47 |  | 0 |  |  |  | RAM Select: |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MGT RAM entry |  |  |  |  |  |  |  |
| 15 | 0 | 15 | 0 | 15 | 0 | 15 | 0 |
| MGT2 |  | MGT1 |  | MGT0 |  | MAR $=07_{\text {H }}$ |  |
|  |  | 15 |  | 15 | 0 |  |  |
| 15 | 0 |  | 0 |  |  | 15 | 0 |
| MASK2 |  | MASK1 |  |  |  |  |  |

MGT0..MGT2 are the transfer registers for one 48-bit MGT table entry. The Scheduler Block number representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated MGT table entry is read into the MGT0..MGT2 Registers or modified by the MGT0..MGT2 register values with a write mechanism. The associated Mask Registers MASKO..MASK2 allow a bit-wise Write operation ( 0 - unmasked, 1 - masked). In case of read operation, the dedicated MGT0..MGT2 register bit will be overwritten by the respective MGT table entry bit value. In case of Write operation, the dedicated MGTO..MGT2 register bit will modify the respective MGT table entry bit value.
The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the MGT table, bit field MAR(4:0) must be set to 6 . Bit 5 of MAR starts the transfer and is automatically cleared after execution.

ABM-P PXF 4336 V1.1

Register Description
Table 7-15 WAR Register Mapping for MGT Table Access

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(7:0) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | CoreSel | GroupSel(6:0) |  |  |  |  |  |  |


| CoreSel | Selects an ABM-P core: |  |  |
| :---: | :---: | :---: | :---: |
|  | 0 |  |  |
|  | 1 |  |  |

GroupSel(6:0) Selects one of the 128 Merge Groups.

ABM-P PXF 4336 V1.1

Register Description
Register 55 MGTO
MGT Transfer Register 0

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\boldsymbol{H}}$ |
| :--- | :--- | :--- |
| Offset Address: | $\mathbf{M G T O} \quad \mathbf{4 E}_{\mathbf{H}}$ |
| Typical Usage: | Not used by CPU |



| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Reserved(15:0)

ABM-P PXF 4336 V1.1

Register Description
Register 56 MGT1
MGT Transfer Register 1

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |
| :--- | :--- | :--- |
| Offset Address: | $\mathbf{M G T 1} \quad \mathbf{4 F}_{\mathbf{H}}$ |
| Typical Usage: | Not used by CPU |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved(15:13) |  |  | Head_Pointer(12:8) |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Reserved(15:13)

Head_Pointer(12:0) When setting up a merge group, this pointer must be set to point to any of the queues contained in the merge group.


ABM-P

## Register Description

### 7.2.15 Mask Registers

## Register 58 MASK0/MASK1

Table Access Mask Registers 0/1


## MASK0(15:0) Mask Register 0 <br> MASK1(15:0) Mask Register 1

Mask Registers $0 . .6$ control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (LCIO..LCI2, TCTO..TCT3, QCT0..6, SBOC0..SBOC4, MGT0..MGT2):
0 The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1 The dedicated bit of the transfer register does not overwrite the table entry during Write.
Does not affect Read access.

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: MASK2 $\quad 57_{\mathrm{H}} \quad$ MASK3 $\quad \mathbf{5 8} \mathbf{H}_{\mathrm{H}}$

Typical Usage: Written by CPU to control internal table Read/Write access

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :--- | :--- | :--- | :--- | ---: | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 7 | $\operatorname{MASK}(15: 8)$ |  |  |  |  |  |  |
| $\operatorname{MASK}(7: 0)$ |  |  |  |  |  |  |  |

## MASK2(15:0) Mask Register 2

MASK3(15:0) Mask Register 3
Mask Registers $0 . .6$ control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (LCIO..LCI2, TCTO..TCT3, QCT0..6, SBOC0..SBOC4, MGT0..MGT2):
0 The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1 The dedicated bit of the transfer register does not overwrite the table entry during Write.
Does not affect Read access.

Register 60 MASK4/MASK5

## Table Access Mask Registers 4/5

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathrm{H}}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Offset Address: | MASK4 | $\mathbf{5 9}$ | MASK5 | $\mathbf{5 A} \mathbf{H}_{\mathrm{H}}$ |

Typical Usage: Written by CPU to control internal table Read/Write access

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :--- | :--- | :--- | :--- | ---: | :--- | :--- | :--- |
| $\operatorname{MASK}(15: 8)$ |  |  |  |  |  |  |  |

Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | ---: | :--- | :--- | :--- |
| $\operatorname{MASK}(7: 0)$ |  |  |  |  |  |  |  |


| MASK4(15:0) | Mask Register 4 |
| :--- | :--- |
| MASK5(15:0) | Mask Register 5 |

Mask Registers $0 . .6$ control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (LCIO..LCl2, TCT0..TCT3, QCT0..6, SBOC0..SBOC4, MGT0..MGT2):
$0 \quad$ The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1
The dedicated bit of the transfer register does not overwrite the table entry during Write. Does not affect Read access.

## Register 61 MASK6

Table Access Mask Registers 6

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: MASK6 5B ${ }_{\mathrm{H}}$
Typical Usage: Written by CPU to control internal table Read/Write access


Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | ---: | :--- | :--- | :--- |
| $\operatorname{MASK}(7: 0)$ |  |  |  |  |  |  |  |

## MASK6(15:0) Mask Register 6

Mask Registers $0 . .6$ control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (LCIO..LCI2, TCTO..TCT3, QCT0..6, SBOC0..SBOC4, MGTO..MGT2):
0 The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1
The dedicated bit of the transfer register does not overwrite the table entry during Write.
Does not affect Read access.

### 7.2.16 Queue Congestion Indication Table

## Internal Table 7: Queue Congestion Indication Table Transfer Register

The Queue Congestion Indication Table (QCIT) Transfer Register is used to access the internal Downstream Queue Congestion Indication Table containing 8192 entries of 16 bit each. Table 7-4 summarize the registers.

Table 7-16 Registers QCIT Table Access
$15 \quad 0$

| 15 |
| :--- |
| QCIT |


| 15 | 0 |
| :---: | :---: |
| MAR=08 |  |
| Entry Select: |  |
| 15 | 0 |
| WAR $\left(0 . .8191_{\mathrm{D}}\right)$ |  |

QCIT is the transfer register for a 16-bit QCIT Table entry. Table access is controlled by the MAR (Memory Address Register). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the QCIT Table, bit field MAR(4:0) must be set to $08_{\text {H }}$. Bit 5 of MAR starts the transfer and is automatically cleared after execution.

## Table 7-17 WAR Register Mapping for DTC Table access



EntrySel(12:0) Selects one of the 8192 Queue Congestion Indication Table entries.

## QCIT Transfer Register

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\boldsymbol{H}}$ |
| :--- | :--- | :--- |
| Offset Address: | $\mathbf{Q C I T} \quad \mathbf{5 C}_{\boldsymbol{H}}$ |
| Typical Usage: | Written by CPU |


| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(3:0) |  |  |  | QCITH(11:8) |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | QCITH(7:0) |  |  |  |  |  |  |  |

## QCITH(11:0) Queue Congestion Indication Threshold

This threshold determines the number of cells stored in the dedicated queue to set the associated congestion indication bit in the bit pattern of the QCI Interface. The threshold value is programmed with a granularity of 4 cells.
The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 2 :

QCITH(11:0):= threshold >> 2

Note: Reset of the congestion indication is performed with a hysteresis. The hysteresis value is common to all congestion indication thresholds, but evaluated queue threshold specific. Register 30: DQCIC provides the details.

### 7.2.17 Rate Shaper CDV Registers

Register 63 UCDV/DCDV
Upstream/Downstream Rate Shaper CDV Registers


CDVMax(8:0) Maximal Cell Delay Variation (without notice)
This bit field determines a maximum CDV value for peak rate limited queues that can be introduced without notice.
The CDVMax is measured in multiples of 16-cell cycles.
If this maximum CDV is exceeded, a CDVOV (see registers ISRU/ ISRD) interrupt is generated to indicate an unexpected CDV value. This can occur if multiple peak rate limited queues are scheduled to emit a cell in the same Scheduler time slot.
No cells are discarded due to this event.

ABM-P PXF 4336 V1.1

## Register Description

### 7.2.18 Queue Parameter Table Mask Registers

Register 64 UQPTM0/DQPTM0
Upstream/Downstream Queue Parameter Table Mask Registers 0

|  | cess |  | Vrit |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | alue |  |  |  |  |  |  |  |
| Off | ddre |  |  | $65_{\text {H }}$ |  |  |  |  |
|  | Usag |  |  | U to co |  | le Re |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  | xQP | (15:8) |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | xQP | 7:0) |  |  |  |

## UQPTM0(15:0) Upstream QPT Mask Register 0

## DQPTM0(15:0) Downstream QPT Mask Register 0

UQPTMO/DQPTM0 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (UQPT1T0/UQPT2T0, DQPT1T0/DQPT2T0):
$0 \quad$ The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1
The dedicated bit of the transfer register does not overwrite the table entry during Write.
Does not affect Read access.

## Register 65 UQPTM1/DQPTM1

Upstream/Downstream Queue Parameter Table Mask Registers 1

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UQPTM1 $\mathbf{6 6}_{\boldsymbol{H}} \quad$ DQPTM1 $\quad \mathbf{8 6}_{\boldsymbol{H}}$
Typical Usage: Written by CPU to control internal table Read/Write access


UQPTM1(15:0) Upstream QPT Mask Register 1
DQPTM1(15:0) Downstream QPT Mask Register 1
UQPTM1/DQPTM1 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (UQPT1T1/UQPT2T1, DQPT1T1/DQPT2T1):
$0 \quad$ The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1 The dedicated bit of the transfer register does not overwrite the table entry during Write.
Does not affect Read access.

## Register 66 UQPTM2/DQPTM2

Upstream/Downstream Queue Parameter Table Mask Registers 2

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UQPTM2 $\quad \mathbf{6 7}_{\mathbf{H}} \quad$ DQPTM2 $\mathbf{8 7}_{\boldsymbol{H}}$

Typical Usage: Written by CPU to control internal table Read/Write access


UQPTM2(15:0) Upstream QPT Mask Register 2
DQPTM2(15:0) Downstream QPT Mask Register 2
UQPTM2/DQPTM2 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (UQPT2T2, DQPT2T2):
$0 \quad$ The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1
The dedicated bit of the transfer register does not overwrite the table entry during Write.
Does not affect Read access.

Register 67 UQPTM3/DQPTM3
Upstream/Downstream Queue Parameter Table Mask Registers 3


## UQPTM3(15:0) Upstream QPT Mask Register 3

DQPTM3(15:0) Downstream QPT Mask Register 3
UQPTM3/DQPTM3 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (UQPT2T3, DQPT2T3):
0 The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1 The dedicated bit of the transfer register does not overwrite the table entry during Write.
Does not affect Read access.

## Register 68 UQPTM4/DQPTM4

Upstream/Downstream Queue Parameter Table Mask Registers 4

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UQPTM4 $69_{\mathrm{H}} \quad$ DQPTM4 $\mathbf{8 9}_{\mathrm{H}}$

Typical Usage: $\quad$ Not used for user-accessible tables.

| Bit      15 14 <br>  13 12 11 10 9 8  |
| :---: |


| Bi | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xQPTM4(7:0) |  |  |  |  |  |  |  |  |

UQPTM4(15:0) Upstream QPT Mask Register 4
DQPTM4(15:0) Downstream QPT Mask Register 4
UQPTM4/DQPTM4 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers:
$0 \quad$ The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1 The dedicated bit of the transfer register does not overwrite the table entry during Write.
Does not affect Read access.

## Register 69 UQPTM5/DQPTM5

Upstream/Downstream Queue Parameter Table Mask Registers 5

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UQPTM5 6A $\quad$ DQPTM5 $\mathbf{8 A}_{\boldsymbol{H}}$
Typical Usage: $\quad$ Not used for user-accessible tables.

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | xQPTM5(15:8) |  |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | xQPTM5(7:0) |  |  |  |  |  |  |  |

UQPTM5(15:0) Upstream QPT Mask Register 5
DQPTM5(15:0) Downstream QPT Mask Register 5
UQPTM5/DQPTM5 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers:
$0 \quad$ The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1 The dedicated bit of the transfer register does not overwrite the table entry during Write.
Does not affect Read access.

### 7.2.19 Scheduler Configuration Register

Register 70 USCONF/DSCONF
Upstream/Downstream Scheduler Configuration Registers

| CPU Accessibility: |  |  | Read/Write |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | alue: | $0004{ }_{\text {H }}$ |  |  |  |  |  |  |
| Offset Address: U |  |  | USCONF | $6 \mathrm{~B}_{\mathrm{H}}$ | DSCONF |  | $8 \mathrm{~B}_{\mathrm{H}}$ |  |
| Typical Usage: W |  |  | Written by CPU during global initialization |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | unused(12:5) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | unused(4:0) |  |  |  | TstepC(2:0) |  |  |
| TstepC(2:0) |  | Time Base for the Rate Shaper <br> Refer to Section 4.2.2.5 "Programming the PCR Limiter" on Page 141 |  |  |  |  |  |  |

## Register Description

### 7.2.20 Queue Parameter Table Transfer Registers

Internal Table 8: Queue Parameter Table 1 Transfer Registers
Queue Parameter Table Transfer Registers are used to access the internal Upstream and Downstream Queue Parameter Table 1 (QPT1) containing 8192 entries each. In both Table 7-18 and Table 7-19 provide an overview of the registers involved. Each QPT1 entry consists of 32 bits.
Note: The QPT1 table information is not used by the CPU beside during queue initialization.

Table 7-18 Registers for QPT1 Upstream Table Access


Table 7-19 Registers for QPT1 Downstream Table Access


UQPT1T0 and UQPT1T1 are the transfer registers for the 32-bit entry of the upstream QPT1 table. DQPT1T0 and DQPT1T1 are the transfer registers for the 32-bit entry of the downstream QPT1 table. Access to high and low word are both controlled by mask registers UQPTM0/UQPTM1 and DQPTM0/DQPTM1 respectively. The Mask registers are shared for access to both tables QPT1 and QPT2, whereas, the transfer registers are unique for each table.

## ABM-P PXF 4336 V1.1

## Register Description

The queue number representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated QPT1 table entry is read into the xQPT1T0/xQPT1T1 transfer registers ( $x=U, \mathrm{D}$ ) or modified by the xQPT1T0/ xQPT1T1 transfer register values with a write mechanism. The associated mask registers xQPTM0 and xQPTM1 allow a bit-wise Write operation (0 - unmasked, 1 masked). In case of Read operation, the dedicated xQPT1T0/xQPT1T1 register bit will be overwritten by the respective QPT1 table entry bit value. In case of Write operation, the dedicated xQPT1T0/xQPT1T1 register bit will modify the respective QPT1 table entry bit value.
The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the QPT table bit field $\operatorname{MAR}(4: 0)$ must be set to:
$10_{H}$ for QPT1 upstream table,
18 ${ }_{\text {H }}$ for QPT1 downstream table.
Bit 5 of MAR starts the transfer and is cleared automatically after execution.
Table 7-20 WAR Register Mapping for QPT Table Access

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(2:0) |  |  | QueueSel(12:8) |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | QueueSel(7:0) |  |  |  |  |  |  |  |

QueueSel(12:0) Selects one of the 8192 queue parameter table entries.

ABM-P

Upstream/Downstream QPT1 Table Transfer Register 0

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathrm{H}}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Offset Address: | UQPT1T0 | $\mathbf{7 0}_{\mathrm{H}}$ | DQPT1T0 | $\mathbf{9 0}_{\mathrm{H}}$ |

Typical Usage: Written by CPU during queue initialization

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Reserved(13:6) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Reserved(5:0) |  |  |  |  |  | flags(1:0) |  |

Reserved(13:0) These bits are used by the device logic. Do not Write to this field as that could lead to complete malfunctioning of the ABM-P which can be corrected by chip reset only.
flags(1:0) These bits must be written to 0 when initializing the queue. Do not Write during normal operation.

ABM-P

## Register 72 UQPT1T1/DQPT1T1

Upstream/Downstream QPT1 Table Transfer Register 1

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Offset Address: | UQPT1T1 $^{\text {UQ1 }}$ | $\mathbf{7 1}_{\mathrm{H}}$ | DQPT1T0 | $\mathbf{9 1}_{\mathrm{H}}$ |
| Typical Usage: | Not used by CPU |  |  |  |

Typical Usage: Not used by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved(15:8) |  |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Reserved(15:0) These bits are used by the device logic. Do not Write to this field as that could lead to complete malfunctioning of the ABM-P which can be corrected by chip reset only.

ABM-P PXF 4336 V1.1

Register Description
Internal Table 9: Queue Parameter Table 2 Transfer Registers
Queue Parameter Table Transfer Registers are used to access the internal Upstream and Downstream Queue Parameter Table 2 (QPT2) containing 8192 entries each. In both Table 7-21 and Table 7-22 provide an overview of the registers involved. Each QPT2 entry consists of 64 bits.
Table 7-21 Registers for QPT2 Upstream Table Access


Table 7-22 Registers for QPT2 Downstream Table Access


UQPT2T0..UQPT2T3 are the transfer registers for the 64-bit entry of the upstream QPT2 table. DQPT2T0..DQPT2T3 are the transfer registers for the 64-bit entry of the downstream QPT2 table. Access to the RAM entry is controlled by mask registers UQPTM0..UQPTM3 and DQPTM0..DQPTM3, respectively. The Mask registers are shared for access to both tables QPT1 and QPT2 whereas the transfer registers are unique for each table.

The queue number representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated QPT2 table entry is read into the xQPT2T0..xQPT2T3 transfer registers ( $x=U, D$ ) or modified by the xQPT2T0...xQPT2T3 transfer register values with a write mechanism. The associated mask registers xQPTM0..xQPTM3 allow a bit-wise Write operation (0-unmasked, 1 -
masked). In case of Read operation, the dedicated xQPT2T0..xQPT2T3 register bit will be overwritten by the respective QPT1 table entry bit value. In case of Write operation, the dedicated xQPT2T0..xQPT2T3 register bit will modify the respective QPT1 table entry bit value.
The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the QPT table bit field $\operatorname{MAR}(4: 0)$ must be set to:
$11_{\mathrm{H}}$ for QPT2 upstream table,
19 ${ }^{\mathrm{H}}$ for QPT2 downstream table.
Bit 5 of MAR starts the transfer and is cleared automatically after execution.

## Table 7-23 WAR Register Mapping for QPT Table Access

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(2:0) |  |  | QueueSel(12:8) |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | QueueSel(7:0) |  |  |  |  |  |  |  |

QueueSel(12:0) Selects one of the 8192 queue parameter table entries.

## Register 73 UQPT2T0/DQPT2T0

Upstream/Downstream QPT2 Table Transfer Register 0

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UQPT2T0 $\mathbf{7 2}_{\mathbf{H}} \quad$ DQPT2T0 $\mathbf{9 2}_{\mathbf{H}}$

Typical Usage: Written by CPU during queue initialization

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RateFactor(15:8) |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RateFactor(7:0) |  |  |  |  |  |  |  |

RateFactor(15:0) Controls the Peak Cell Rate of the queue. It is identical to the Rate factor TP described in Section 4.2.2.5 "Programming the PCR Limiter" on Page 141. The value 0 disables the PCR limiter, that is, the cells from this queue bypass the shaper circuit. For VBR shaping, this parameter is not used (overridden by the parameter TP of the AVT table). However, it must be set unequal to 0 to enable VBR shaping.

Register 74 UQPT2T1/DQPT2T1
Upstream/Downstream QPT2 Table Transfer Register 1

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathrm{H}}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Offset Address: | UQPT2T1 | $\mathbf{7 3}_{\mathrm{H}}$ | DQPT2T1 | $\mathbf{9 3}_{\mathrm{H}}$ |

Typical Usage: Written by CPU during queue initialization

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(1:0) |  | WFQFactor(13:8) |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | WFQFactor(7:0) |  |  |  |  |  |  |  |


| WFQFactor | Determines the weight factor $T_{\text {WFQ }}$ of the queue at the WFQ <br> (13:0) |
| :--- | :--- |
| scheduler input to which it is connected. Refer to Section 4.2.2.7 |  |
| "Guaranteed Cell Rates and WFQ Weight Factors" on |  |
|  | Page 146. |
|  | The value WFQ Factor $=0$ connects the queue to the high priority |
|  | Round Robin Scheduler. |
|  | The value WFQFactor $=16383$ (all ones) connects the queue to the |
|  | low priority Round Robin Scheduler. |

Modifying the WFQFactor during operation:

- If one of the Round Robin Schedulers (WFQFactor=0 or WFQFactor=16383) is used the WFQFactor must not be changed
- If the WFQ Scheduler (WFQFactor=1..16320) is used the WFQFactor may be varied in a range 1 to 16320.

ABM-P

Register 75 UQPT2T2/DQPT2T2
Upstream/Downstream QPT2 Table Transfer Register 2

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Offset Address: | UQPT2T2 $\quad \mathbf{7 4}_{\mathbf{H}}$ | DQPT2T2 | $\mathbf{9 4}_{\mathrm{H}}$ |  |
| Typical Usage: | Not used by CPU |  |  |  |

$15 \quad 1$

14 13


Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved(7:0) |  |  |  |  |  |  |  |

Reserved(15:0) These bits are used by the device logic. Do not Write to this field as that could lead to complete malfunctioning of the ABM-P, which can be corrected by chip reset only.

ABM-P

Register 76 UQPT2T3/DQPT2T3
Upstream/Downstream QPT2 Table Transfer Register 3

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Offset Address: | UQPT2T3 $\quad \mathbf{7 5}$ | DQPT2T3 | $\mathbf{9 5}_{\mathrm{H}}$ |  |
| Typical Usage: | Not used by CPU |  |  |  |

$15 \quad 1$

14
1312

$\begin{array}{lllllllll}\text { Bit } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$


Reserved(15:0) These bits are used by the device logic. Do not Write to this field as that could lead to complete malfunctioning of the ABM-P, which can be corrected by chip reset only.

ABM-P
PXF 4336 V1.1
Register Description

### 7.2.21 Scheduler Block Configuration Table Transfer/Mask Registers SDRAM Refresh Registers UTOPIA Port Select of Common Real Time Queue Registers

Internal Table 10: Scheduler Configuration Table Integer Transfer Registers
The Scheduler Configuration Table Integer Transfer Registers are used to access the internal Upstream/Downstream Scheduler Configuration Tables Integer Part (SCTI) containing 128 entries each.
These tables are not addressed by the MAR and WAR registers, but are addressed via dedicated address registers (USADR/DSADR) and data registers (USCTI/DSCTI).
Table 7-24 and Table 7-25 show an overview of the registers involved.
Table 7-24 Registers SCTI Upstream Table Access
310


ABM-P PXF 4336 V1.1

Table 7-25 Registers SCTI Downstream Table Access


USCTI and DSCTI are the transfer registers for the 32-bit SCTI upstream/downstream table entries. The upstream and downstream Schedulers use different tables (internal RAM) addressed via dedicated registers, USADR/DSADR. The address registers select the scheduler-specific entry as well as the high or low word of a 32 -bit entry to be accessed. Further, there is no command bit, but transfers are triggered via Write access of the address registers and the data registers:

- To initiate a Read access, the Scheduler Block number must be written to the address register USADR (upstream) or to the address register DSADR (downstream). One system clock cycle later, the data can be Read from the respective transfer register USCTI or DSCTI.
- To initiate a Write access, it is sufficient to Write the desired Scheduler Block number to the address registers, USADR and DSADR, and then Write the desired data to the respective transfer register, USCTI or DSCTI, respectively. The transfer to the integer table is executed one system clock cycle after the Write access to USCTI or DSCTI. Thus, consecutive Write cycles may be executed by the microprocessor.
The SCTI table entries are either read or written. Thus, no additional mask registers are provided for bit-wise control of table entry accesses.

Register 77 USADR/DSADR
Upstream/Downstream SCTI Address Registers

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: USADR $\quad \mathbf{A 0}$ H $\quad$ DSADR $\quad \mathbf{B 8}_{\mathbf{H}}$
Typical Usage: Written and Read by CPU to maintain the SCTI tables


## Register 78 USCTI/DSCTI

Upstream/Downstream SCTI Transfer Registers

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Offset Address: | USCTI | $\mathbf{A 1}_{\mathbf{H}}$ | DSCTI | B9 $_{\mathrm{H}}$ |

Typical Usage: Written by CPU to maintain the SCTI tables
Register SADRx.WSel $=0$ :

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IntRate(13:8) |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

IntRate(13:0) Integer Rate
This value determines the integer part of the Scheduler Block output rate.
Note: Recommendation for changing the UTOPIA port number or scheduler rate during operation:
Disable specific scheduler by read-modify-write operation to corresponding bit in registers USCENO/DSCENO... USCEN7/DSCEN7.
Modify scheduler specific UTOPIA port number and rates via Table 10 "Scheduler Configuration Table Integer Transfer Registers" on Page 306, registers USCTI/DSCTI and Table 11 "Scheduler Configuration Table Fractional Transfer Registers" on Page 316, registers USCTFT/DSCTFT.
Enable specific scheduler by read-modify-write operation to corresponding bit in registers USCENO/DSCENO... USCEN7/DSCEN7.
Note: Read access to bit field IntRate(13:0) is not supported and will return undefined values.
Refer to Section 4.2.2.2 "Programming the Scheduler Block Rates" on Page 138 for the calculation of IntRate and FracRate

ABM-P PXF 4336 V1.1

Register Description
Register SADRx.WSel = 1 :

Bit


Bi


## Init(9:0) Initialization Value

It is recommended to Write this bit field to all Os during Scheduler Block configuration/initialization (the note below provides the details).

UTOPIAPort(5:0) UTOPIA Port Number
Specifies one of the 48 UTOPIA ports to which the Scheduler Block is assigned to. Only values in the range $0 . .47_{D}$ are valid ( $0 . .3$ for UTOPIA level 1). The UTOPIA port number value can be changed during operation (see note below). UTOPIA Port $48_{D}$ is used to select the AAL5 reassembly unit.

ABM-P
PXF 4336 V1.1

## Register Description

The UTOPIA port number can be modified during operation; (port) switch-over is e.g. used for ATM protection switching. The following Notes explain switch-over and rate adaptation during operation:
Note: This SCTI table entry should be programmed during Scheduler Block configuration/initialization. However the UTOPIA port number value can be modified during operation (e.g. for port switching). In this case the Init(9:0) value can be reset to 0 . This bit field contains a 4-bit counter incrementing the number of unused scheduler cell cycles. Unused cell cycles occur whenever a scheduled event cannot be served, because a previously generated event is still in service (active cell transfer at UTOPIA Interface). This counter value is used (and decremented accordingly) to determine the allowed cell burst size for following scheduler events. Such bursts are treated as 'one event' to allow a near 100\% scheduler rate utilization. The maximum burst size is programmed in registers UECRI/DECRI on page 7-312.
Thus, overwriting bit field Init(9:0) with 0 during operation may invalidate some stored cell cycles, only if maximum burst size is programmed >1 for this port.
Only saved scheduler cell cycles can get lost; in no way can stored cells be lost or discarded by these operations.
To minimize even this small impact, value Init(9:0) can be read and written back with the new UTOPIA port number.
Note: Recommendation for changing the UTOPIA port number or scheduler rate during operation:
Disable specific scheduler by read-modify-write operation to corresponding bit in registers USCENO/DSCENO... USCEN7/DSCEN7.
Modify scheduler specific UTOPIA port number and rates via Table 10 "Scheduler Configuration Table Integer Transfer Registers" on Page 306, registers USCTI/DSCTI and Table 11 "Scheduler Configuration Table Fractional Transfer Registers" on Page 316, registers USCTFT/DSCTFT. Enable specific scheduler by read-modify-write operation to corresponding bit in registers USCENO/DSCENO... USCEN7/DSCEN7.

## Register 79 UECRI/DECRI

Upstream/Downstream Empty Cycle Rate Integer Part Registers

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |
| :--- | :--- | :--- | :--- |
| Offset Address: | $\mathbf{U E C R I}$ | $\mathbf{A 2}_{\mathbf{H}}$ | DECRI | $\mathbf{B A}_{\mathbf{H}}$

Typical Usage: Written by CPU for global Scheduler configuration

| Bi | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MaxBurstS(3:0) |  |  | Unused(1:0) |  | ECIntRate(9:8) |  |


| Bit7 6 5 4 3 2 1 0 <br> ECIntRate(7:0)        |
| :---: |

## MaxBurstS(3:0) Maximum Burst size for a Scheduler Block <br> Refer to Section 4.2.2.2 "Programming the Scheduler Block Rates" on Page 138

ECIntRate(9:0) Integer part of Empty Cycle Rate
The empty cycles are required by internal logic to perform the refresh cycles of the SDRAMS.
Minimum value is $10_{\mathrm{H}}$ and should be programmed during configuration.
Refer to Section 4.2.2.4 "Programming the SDRAM Refresh Empty Cell Cycles" on Page 141 for the calculation of ECIntRate and ECFracRate

## Register 80 UECRF/DECRF

Upstream/Downstream Empty Cycle Rate Fractional Part Registers

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UECRF $\quad \mathbf{A 3}{ }_{\mathrm{H}} \quad$ DECRF $\quad \mathrm{BB}_{\mathrm{H}}$
Typical Usage: Written by CPU for global Scheduler configuration

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(7:0) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | ECFracRate(7:0) |  |  |  |  |  |  |  |

ECFracRate(7:0) Fractional part of Empty Cycle Rate
The empty cycles are required by internal logic to perform the refresh cycles of the SDRAMS.
Recommended value is $0_{\mathrm{H}}$ and should be programmed during configuration.
Refer to Section 4.2.2.4 "Programming the SDRAM Refresh Empty Cell Cycles" on Page 141 for the calculation of ECIntRate and ECFracRate

Register 81 UCRTQ/DCRTQ
Upstream/Downstream Common Real Time Queue UTOPIA Port Select Registers

| CPU Accessibility: | Read/Write |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |  |
| Offset Address: | UCRTQ $\quad \mathbf{A 4}_{\mathrm{H}} \quad$ DCRTQ $\quad \mathbf{B C}_{\mathrm{H}}$ |  |  |
| Typical Usage: | Written by CPU for global | Scheduler configuration |  |

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused(9:2) |  |  |  |  |  |  |  |

Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused(1:0) |  |  | CrtqUTOPIA(5:0) |  |  |  |  |

## CtrqUTOPIA(5:0) Common Real Time Queue UTOPIA Port Number.

 Specifies one of the 48 UTOPIA ports to which the common real time queue is assigned. Only values in the range $0 . .47_{\mathrm{D}}$ are valid.
## Register 82 USCTFM/DSCTFM

Upstream/Downstream SCTF Mask Registers

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: USCTFM $\quad$ A5 ${ }_{H}$ DSCTFM BD $_{H}$

Typical Usage: Written by CPU to control internal table Read/Write access

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCTFM(7:0) |  |  |  |  |  |  |  |

## USCTFM(15:0) Upstream SCTF Mask Register

DSCTFM(15:0) Downstream SCTF Mask Register
USCTFM and DSCTFM control the Read or Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (USCTFT, DSCTFT):
$0 \quad$ The dedicated bit of the transfer register is not overwritten by the corresponding table entry bit during Read, but overwrites the table entry bit during the Write. This is a Write access to the internal table entry.

1
The dedicated bit of the transfer register is overwritten by the corresponding table entry bit during Read and is written back to the table entry bit during Write.
This is a Read access to the internal table entry.

ABM-P
PXF 4336 V1.1

## Register Description

Internal Table 11: Scheduler Configuration Table Fractional Transfer Registers
The Scheduler Configuration Table Fractional Transfer Registers are used to access the internal Upstream/Downstream Scheduler Configuration Tables Fractional Part (SCTF) containing 128 entries each. Table 7-26 and Table 7-27 summarize the registers.

## Table 7-26 Registers SCTF Upstream Table Access

| 150 |  |
| :---: | :---: |
| SCTF RAM Entry (Upstream) | RAM Select: |
| 150 | 150 |
| USCTFT | MAR=17 ${ }_{\text {H }}$ |
|  | Entry Select: |
| 150 | 150 |
| USCTFM | WAR (0..127 ${ }_{\text {D }}$ ) |

Table 7-27 Registers SCTF Downstream Table Access

150

## SCTF RAM Entry <br> (Downstream)

15
DSCTFT


RAM Select:


SCTFU and SCTFD are transfer registers for one 16-bit SCTF upstream/downstream table entry. The upstream and downstream Scheduler Blocks use different tables (internal RAM) addressed via the MAR. The Scheduler Block number representing the table entry which needs to be read or written must be written to the WAR (Word Address Register). The dedicated SCTFU/D table entry is read into the SCTFU/D registers or modified by the SCTFU/D register value with a write mechanism. The associated mask registers, SMSKU and SMSKD, allow a bit-wise Write operation (0-unmasked, 1 masked). In case of Read operation, the dedicated SCTFU/D register bit will be overwritten by the respective SCTFU/D table entry bit value. In case of Write operation, the dedicated SCTFU/D register bit will modify the value of the respective SCTFU/D table entry bit.

The Read or Write process is controlled by the MAR (Memory Address Register). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the SCTF Upstream table, bit field MAR(4:0) must be set to $17_{H}$ and $1 F_{H}$ for the SCTF Downstream table respectively. Bit 5 of MAR starts the transfer and is automatically cleared after execution.

Table 7-28 WAR Register Mapping for SCTFU/SCTFD Table access

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(9:2) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | unused | SchedSel(6:0) |  |  |  |  |  |  |

SchedSel(6:0) Selects one of the 128 core specific Scheduler Blocks.

ABM-P

## Register 83 USCTFT/DSCTFT

Upstream/Downstream SCTF Transfer Registers


### 7.2.22 Scheduler Block Enable Registers

Register 84 USCEN0/DSCEN0
Upstream/Downstream Scheduler Block Enable 0 Registers


ABM-P

## Register Description

Register 85 USCEN1/DSCEN1
Upstream/Downstream Scheduler Block Enable 1 Registers

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: USCEN0 A9 ${ }_{\mathrm{H}} \quad$ DSCEN0 $\mathbf{C 1}_{\mathrm{H}}$
Typical Usage: Written by CPU for global Scheduler configuration

Bit

| 15 |  |  |  |  |  |  |  | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 |  |  |  |  |  |  |  | 7 | 5 | 4 | 3 | 2 | 1 | 0 |

SchedEn(31:16) Scheduler Block Enable
Each bit position enables/disables the respective Scheduler Block (31..16):

1 Scheduler Block enabled
0 Scheduler Block disabled

ABM-P

## Register 86 USCEN2/DSCEN2

Upstream/Downstream Scheduler Block Enable 2 Registers

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: USCEN2 AA $_{\boldsymbol{H}} \quad$ DSCEN2 $\mathbf{C 2}_{\boldsymbol{H}}$
Typical Usage: Written by CPU for global Scheduler configuration

Bit


SchedEn(47:32) Scheduler Block Enable
Each bit position enables/disables the respective Scheduler Block (47..32):

1 Scheduler Block enabled
0 Scheduler Block disabled

ABM-P PXF 4336 V1.1

Register Description

## Register 87 USCEN3/DSCEN3

Upstream/Downstream Scheduler Block Enable 3 Registers

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: USCEN3 $\mathbf{A B}_{\mathrm{H}} \quad$ DSCEN3 $\quad \mathbf{C 3}_{\mathrm{H}}$
Typical Usage: Written by CPU for global Scheduler configuration

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SchedEn(63:56) |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SchedEn(55:48) |  |  |  |  |  |  |  |

SchedEn(63:48) Scheduler Block Enable
Each bit position enables/disables the respective Scheduler Block (63..48):

1 Scheduler Block enabled
0 Scheduler Block disabled

ABM-P

Register Description

## Register 88 USCEN4/DSCEN4

Upstream/Downstream Scheduler Block Enable 4 Registers

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: USCEN4 $\quad$ AC $_{\mathrm{H}} \quad$ DSCEN4 $\quad$ C4 $_{\mathrm{H}}$
Typical Usage: Written by CPU for global Scheduler configuration

Bit


SchedEn(79:64) Scheduler Block Enable
Each bit position enables/disables the respective Scheduler Block (79..64):

1 Scheduler Block enabled
0 Scheduler Block disabled

ABM-P PXF 4336 V1.1

Register Description

## Register 89 USCEN5/DSCEN5

Upstream/Downstream Scheduler Block Enable 5 Registers

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: USCEN5 AD $_{\mathrm{H}} \quad$ DSCEN5 $\quad$ C5 $_{\mathrm{H}}$
Typical Usage: Written by CPU for global Scheduler configuration

Bit

|  |  |  |  |  |  |  |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 |  |  |  |  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

SchedEn(95:80) Scheduler Block Enable
Each bit position enables/disables the respective Scheduler Block (95..80):

1 Scheduler Block enabled
0 Scheduler Block disabled

ABM-P PXF 4336 V1.1

Register Description

## Register 90 USCEN6/DSCEN6

Upstream/Downstream Scheduler Block Enable 6 Registers

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: USCEN6 $\mathbf{A E}_{\mathrm{H}} \quad$ DSCEN6 $\mathbf{C 6}_{\mathrm{H}}$
Typical Usage: Written by CPU for global Scheduler configuration

Bit

| 15 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SchedEn(111:104) |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SchedEn
(111:96)

## Scheduler Block Enable

Each bit position enables/disables the respective Scheduler Block (111..96):

1 Scheduler Block enabled
$0 \quad$ Scheduler Block disabled

## Register 91 USCEN7/DSCEN7

Upstream/Downstream Scheduler Block Enable 7 Registers

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: USCEN7 AF $_{\mathbf{H}} \quad$ DSCEN7 $\quad \mathbf{C 7} \mathbf{H}_{\mathbf{H}}$
Typical Usage: Written by CPU for global Scheduler configuration

Bi

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SchedEn(127:120) |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SchedEn
(127:112)

## Scheduler Block Enable

Each bit position enables/disables the respective Scheduler Block (127..112):

1 Scheduler Block enabled
0 Scheduler Block disabled

### 7.2.23 Common Real Time Queue Rate Registers

Register 92 UCRTRI/DCRTRI
Upstream/Downstream CRT Rate Integer Registers

|  | cess |  | Vrit |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | alue |  |  |  |  |  |  |  |
| Offs | ddre |  | I | B0 ${ }_{\text {H }}$ |  |  |  |  |
| Typi | Usag |  | by | U for glo | ched | onfi | tion |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  | ed(5:0) |  |  | CRTI | (9:8) |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | CRT | (7:0) |  |  |  |

## CRTIntRate(9:0) Integer part of CRT Queue Rate

Refer to Section 4.2.2.3 "Programming the Common Real-Time Bypass" on Page 141 for the calculation of CRTIntRate and CRTFracRate

## Register 93 UCRTRF/DCRTRF

Upstream/Downstream CRT Rate Fractional Registers

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\text {H }}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Offset Address: | UCRTRF | B1 ${ }_{\text {H }}$ | DCRTRF | C9 ${ }_{\text {H }}$ |
| Typical Usage: | Written and | ead |  |  |



| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


$\operatorname{Init}(7: 0) \quad$ Scheduler Initialization Value
This bit field must be written to $00_{\mathrm{H}}$ at the time of Scheduler configuration/initialization and should not be written during normal operation.

CRTFracRate
(7:0)

## CRT Fractional Rate

This value determines the fractional part of the CRT Queue output rate. Refer to Section 4.2.2.3 "Programming the Common RealTime Bypass" on Page 141 for the calculation of CRTIntRate and CRTFracRate

ABM-P PXF 4336 V1.1

### 7.2.24 AVT Table Registers

Internal Table 12: ABR/VBR Table Transfer Registers
ABR/VBR Context Table Transfer Registers are used to access the ABR/VBR Context Table (AVT).
Refer to Chapter 3.6.9.1 for the RAM organization of this table.
Table 7-29 provides an overview of the registers involved. Each AVT word consists of 32 bits.

Table 7-29 Registers for AVT Table Access


| AVT RAM word |  |  |  |
| :---: | :---: | :---: | :---: |
| 15 | $0 \quad 15$ | 0 |  |
| ERCT1 | ERCT0 |  |  |

RAM Select:
150

Entry Select:

| 15 | $0 \quad 15$ |  |
| :--- | :--- | :--- |
| ERCM1 | ERCM0 |  |
|  |  |  |

150

## WAR:

EntrySel(9:0) = (0..1023 ${ }_{D}$ )
WordSel(2:0) = (0..7 ${ }^{2}$ )

ERCT0 and ERCT1 are the transfer registers for one 32-bit word of the AVT table. Access to words are controlled by mask registers ERCM0/ERCM1.
The context entry number and the corresponding word number representing the table word which needs to be read or written must be written to the Word Address Register (WAR). The dedicated AVT table word is read into the ERCTO/ERCT1 transfer registers or modified by the ERCT0/ERCT1 transfer register values with a write mechanism. The associated mask registers ERCM0 and ERCM1 allow a bit-wise Write operation (0 unmasked, 1 - masked). In case of Read operation, the dedicated ERCT0/ERCT1 register bit will be overwritten by the respective AVT table entry bit value. In case of Write operation, the dedicated ERCTO/ERCT1 register bit will modify the respective AVT table entry bit value.
The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the AVT table bit field $\operatorname{MAR}(4: 0)$ must be set to $08_{\mathrm{H}}$.

Bit 5 of MAR starts the transfer and is cleared automatically after execution.
Table 7-30 WAR Register Mapping for AVT Table Access

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(2:0) |  |  | EntrySel(9:5) |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | EntrySel(4:0) |  |  |  |  | WordSel(2:0) |  |  |

EntrySel(9:0) Selects one of the 1024 AVT table context entries.

WordSel(2:0) Selects one of the 8 DWORDs per AVT table context entries.

ABM-P PXF 4336 V1.1

Register Description
Register 94 ERCTO
AVT Table Transfer Register 0

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: ERCTO CA $_{\boldsymbol{H}}$
Typical Usage: Written and Read by CPU

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Word0(15:8) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Word0(7:0) |  |  |  |  |  |  |  |

Word0(15:0) The meaning of the 'Word0' depends on:

- The selected context entry word (WordSel(2:0))
- The mode of this particular context entry

For detailed description of the context entry fields refer to "AVT Context RAM Organization and Addressing" on Page 118 f.

ABM-P PXF 4336 V1.1

Register Description
Register 95 ERCT1
AVT Table Transfer Register 1

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: ERCT1 CB $_{\mathrm{H}}$
Typical Usage: Written and Read by CPU


Word1(31:16) The meaning of the 'Word1' depends on

- The selected context entry word (WordSel(2:0))
- The mode of this particular context entry

For detailed description of the context entry fields refer to "AVT Context RAM Organization and Addressing" on Page 118 f.

ABM-P PXF 4336 V1.1

Register Description
Register 96 ERCMO
AVT Table Access Mask Register 0

|  | cess |  | rite |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | alue |  |  |  |  |  |  |  |
|  | ddre |  |  |  |  |  |  |  |
|  | Usag |  |  |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  | ERC | 5:8) |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  |  |  |  |

## ERCM0(15:0) ERC Mask Register 0

ERC Mask Registers $0 . .1$ control the Write access from transfer registers ERCT0 and ERCT1 to the internal AVT table on a per-bit selection basis. The mask register bit positions correspond to the respective transfer registers ERCT0 and ERCT1:
$0 \quad$ The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1 The dedicated bit of the transfer register does not overwrite the table entry during Write.
Does not affect Read access.

ABM-P PXF 4336 V1.1

Register Description
Register 97 ERCM1
AVT Table Access Mask Register 1

|  | cess |  | Write |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | alue |  |  |  |  |  |  |  |
| Offs | ddre |  |  |  |  |  |  |  |
|  | Jsag |  |  |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  | ERC | 1:24 |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | ERC | 3:16 |  |  |  |

## ERCM1(31:16) ERC Mask Register 1

ERC Mask Registers $0 . .1$ control the Write access from transfer registers ERCT0 and ERCT1 to the internal AVT table on a per-bit selection basis. The mask register bit positions correspond to the respective transfer registers ERCT0 and ERCT1:
$0 \quad$ The dedicated bit of the transfer register overwrites the table entry during Write.
Does not affect Read access.
1 The dedicated bit of the transfer register does not overwrite the table entry during Write.
Does not affect Read access.

## Register 98 ERCMBO

## ERC MailBox Register 0

|  | ccess |  | rite |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | Value |  |  |  |  |  |  |  |
|  | Addre |  | 0 |  |  |  |  |  |
|  | Usag |  | and | by |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | INT | ACK |  |  | om | 13: |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | Com | 7:0 |  |  |  |


| INT | Interrupt request for the ERC unit. Set together with a Command ID <br> to start the request. <br> In case of write access the address and the data word must be <br> written to the corresponding registers ERCMB1 and ERCMB2 <br> before. <br> In case of read access the address has to be written only. The data <br> word can be read from ERCMB2 if the ACK flag has been set. |
| :--- | :--- |
| ACK | Acknowledge Flag <br> 0 <br> 1$\quad$ Operation has not been finished yet |
| Indicates that the operation has been finished |  |

Note: The register is set to $4000_{\mathrm{H}}$ immediately after firmware initialization if the external EEPROM is connected.

ABM-P PXF 4336 V1.1

Register Description

## Register 99 ERCMB1

## ERC MailBox Register 1

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathrm{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | ERCMB1 $^{\text {R }}{ }_{\mathrm{H}}$ |  |

Typical Usage: Written and Read by CPU

Bit


Bi


Address(15:0) Address corresponding to a read or write command

Note: The register is set to $6 A 6 A_{\mathrm{H}}$ immediately after firmware initialization if the external EEPROM is connected.

ABM-P PXF 4336 V1.1

Register Description
Register 100 ERCMB2

## ERC MailBox Register 2

CPU Accessibility: Read/Write
$\begin{array}{lll}\text { Reset Value: } & \mathbf{0 0 0 0}_{\mathbf{H}} & \\ \text { Offset Address: } & \text { ERCMB2 }^{\text {R4 }}\end{array}$
Typical Usage: Written and Read by CPU

Bit


Data(15:0) Data to be written to the ERC unit or data that was read from the ERC unit.

Note: The register is set to $6 A 6 A_{H}$ immediately after firmware initialization if the external EEPROM is connected.

## Register 101 ERCCONF0

ERC Configuration Register 0

| CPU Accessibility: | Read/Write |
| :--- | :--- |
| Reset Value: | $\mathbf{0 0 6 1}_{\mathbf{H}}$ |
| Offset Address: | ERCCONFO $\quad$ D5 |
| H |  |
| Typical Usage: | Written and Read by CPU |


| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FWDF | unused(3:0) |  |  |  | QIDFR | QIDFE | SCAND |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | unused | SCANP(6:0) |  |  |  |  |  |  |

## FWDF

QIDFR

QIDFE

## SCAND

SCAN Disable

| 0 | SCAN enabled |
| :--- | :--- |
| 1 | SCAN disabled |

SCANP(6:0) SCAN Period
Refer to "Scan Unit" on Page 114 for a description

# ABM-P PXF 4336 V1.1 

Register Description

## Register 102 ERCCONF1

ERC Configuration Register 1

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 A}_{\boldsymbol{H}}$
Offset Address: ERCCONF1 D6 ${ }_{H}$
Typical Usage: Written and Read by CPU


### 7.2.25 PLL Control Registers

Register 103 PLL1CONF
PLL1 Configuration Register

| CPU Accessibility: | Read/Write |
| :--- | :--- |
| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |
| Offset Address: | PLL1CONF $\quad$ D7 $_{\mathbf{H}}$ |
| Typical Usage: | Written and Read by CPU |

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Locked1 | Div2En1 | Div1En1 | BYPAS <br> S1 | PU1 | RES1 | M1(3:2) |

Bit


DPLL1 generates a clock that is an alternative clock source for the ABM-P. The DPLL1 is fed by clock input signal 'SYSCLK'. Signal 'SYSCLKSEL' determines the clock source of the ABM-P. Section 3.2.7 "Clocking System" on Page 55 provides the details.

Locked1

Div2En1

Div1En1 Division Factor 1 Enable for DPLL1
This bit enables one of the additional divide by 2 factors subsequent to the DPLL1 output.

ABM-P

## Register Description

|  | 0 | Division Factor 1 disabled. |
| :---: | :---: | :---: |
|  | 1 | Division Factor 1 enabled. |
| BYPASS1 | Switching between bypass and non-bypass mode is glitch-free with respect to the internal clock output. The DPLL1 is bypassed after power-on reset and can be switched to non-bypass mode by software during device configuration. |  |
|  | 0 | DPLL1 is internally bypassed, i.e. DPLL1 clock input connected to DPLL1 clock output |
|  | 1 | DPLL1 is not bypassed, i.e. DPLL1 clock output is generated by DPLL1 depending on its parameter configuration |
| PU1 | Power Up DPLL1 |  |
|  | 0 | DPLL1 is in power-down mode. <br> (The analog part of DPLL1 is switched-off for power saving.) |
|  | 1 | DPLL1 is in power on (operational) mode. |
| RES1 | Reset DPLL1 |  |
|  | 0 | DPLL1 is in operational mode. |
|  | 1 | DPLL1 is in reset mode. |
|  |  | Note: The result of reset mode is identical to bypass mode, but switching between reset and non-reset status is not glitch-free with respect to the internal clock output. |
| M1 (3:0) |  | eter of DPLL1 <br> meter determines the first stage division factor of DPLL1. ve division factor is $(\mathrm{M} 1+1)$ in the range $1 . .16$. |
| N1(5:0) |  | eter of DPLL1 <br> neter determines the second stage multiplication factor of e effective multiplication factor is ( $\mathrm{N} 1+1$ ) in the range |

## 1.. 64

## Register 104 PLL2CONF

PLL2 Configuration Register

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: PLL2CONF D8 ${ }_{H}$
Typical Usage: Written and Read by CPU
Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | 8

Bit

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M2(1:0) | $\mathrm{N} 2(5: 0)$ |  |  |  |  |

DPLL2 generates a clock that is an alternative clock source for the ERC unit. The DPLL2 is fed by clock input signal 'SYSCLK'. Signal 'IOPCLKSEL' determines the clock source of the ERC unit. Section 3.2.7 "Clocking System" on Page 55 provides the details.

| Locked2 | DPLL2 Locked <br> (read only) |
| :--- | :--- |
| 1 DPLL2 is locked based on the current parameter <br> setting. <br> Div1En2 DPLL2 is in transient status. |  |
|  | Division Factor 1 Enable for DPLL2 <br> This bit enables the additional divide by 2 factor subsequent to the <br> DPLL2 output. <br> 0 |
| 1 Division Factor 1 disabled. |  |
|  | Division Factor 1 enabled. |

BYPASS2 DPLL2 Bypass
Switching between bypass and non-bypass mode is glitch-free withrespect to the internal clock output. The DPLL2 is bypassed afterpower-on reset and can be switched to non-bypass mode bysoftware during device configuration.
0 DPLL2 is internally bypassed,
i.e. DPLL2 clock input connected to DPLL2 clock output
1 DPLL2 is not bypassed,
i.e. DPLL2 clock output is generated by DPLL2
depending on its parameter configuration

## PU2 Power Up DPLL2

$0 \quad$ DPLL2 is in power-down mode.
(The analog part of DPLL2 is switched-off for power saving.)
1 DPLL2 is in power on (operational) mode.

## RES2 Reset DPLL2

$0 \quad$ DPLL2 is in operational mode.
1 DPLL2 is in reset mode.
Note: The result of Reset Mode is identical to bypass mode, but switching between reset and non-reset status is not glitch-free with respect to the internal clock output.
M2(3:0) M2 Parameter of DPLL2
This parameter determines the first stage division factor of DPLL2. The effective division factor is $(M 2+1)$ in the range $1 . .16$.
N2(5:0) N2 Parameter of DPLL2
This parameter determines the second stage multiplication factor of DPLL2. The effective multiplication factor is ( $\mathrm{N} 2+1$ ) in the range 1..64.

ABM-P PXF 4336 V1.1

Register Description
Register 105 PLLTST
PLL Test Register

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: PLLTST $\quad$ D9 ${ }_{H}$
Typical Usage: Written and Read by CPU

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Reserved(15:8) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Reserved(7:0) |  |  |  |  |  |  |  |

Register Description

| 7.2.26 ERC Register Access Control |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register 106 ERCRAC |  |  |  |  |  |  |  |  |
| ERC Register Access Control Register |  |  |  |  |  |  |  |  |
| CPU Accessibility: |  |  | Read/Write |  |  |  |  |  |
| Reset Value: 0000 |  |  | $\mathbf{0 0 0 0}_{\text {H }}$ |  |  |  |  |  |
| Offset Address: ER |  |  | ERCRAC DA $_{H}$ |  |  |  |  |  |
| Typical Usage: V |  |  | Written and Read by CPU |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | unused(8:1) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | unused(0) | ERC <br> ACF | IUPAC | $\begin{aligned} & \text { ERC } \\ & \text { RTAC } \end{aligned}$ | $\begin{aligned} & \text { IERC } \\ & \text { RAC } \end{aligned}$ | $\begin{gathered} \text { UP } \\ \text { RTAC } \end{gathered}$ | $\begin{gathered} \text { ERC } \\ \text { RD } \end{gathered}$ | $\begin{aligned} & \text { ERC } \\ & \text { WR } \end{aligned}$ |
| ERCWR |  | ERC Write Access |  |  |  |  |  |  |
|  |  | Do not write during normal operation. |  |  |  |  |  |  |
| ERCRD |  | ERC Read Access |  |  |  |  |  |  |
|  |  | Do not write during normal operation. |  |  |  |  |  |  |
| UPRTAC |  | uP RAM Transfer Access |  |  |  |  |  |  |
|  |  | Do not write during normal operation. |  |  |  |  |  |  |
| IERCRAC |  | Inhibit ERC Register Access |  |  |  |  |  |  |
|  |  | $0 \quad$ Allow the ERC unit the access to ABM-P registers. |  |  |  |  |  |  |
|  |  | 1 Inh |  | the ERC | unit to a | ess ABM | regist |  |
|  |  | Note: It is recommended to lock the IOP access as short as possible. |  |  |  |  |  |  |
| ERC | RTAC | ERC | RAM Tran | fer Acces |  |  |  |  |

Do not write during normal operation.

IUPRAC Inhibit UP Register Access
Do not write during normal operation.

ERC Access Free
Do not write during normal operation.

## Register 107 ERCRAM

## ERC Register Access Mask Register

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathrm{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | ERCRAM | DB $_{\mathrm{H}}$ |

Typical Usage: Written and Read by CPU

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | unused(8:1) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | unused(0) | MASK(7:0) |  |  |  |  |  |  |

MASK(15:0) The ERCRAM Mask Register controls the Write access to the register ERCRAC.

0 The dedicated bit of the ERCRAC register is overwritten during Write access
1 The dedicated bit of the ERCRAC register is not overwritten during Write access.

In order not to overwrite reserved flags it is recommended to set the ERCRAM Mask Register to $\mathrm{FFF}_{\mathrm{H}}$.

### 7.2.27 External RAM Test Registers

## Register 108 EXTRAMD0

External RAM Test Data Register 0

| CPU Accessibility: | Read/Write |
| :--- | :--- |
| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |
| Offset Address: | EXTRAMDO $\quad$ DC $_{\mathbf{H}}$ |
| Typical Usage: | Written and Read by CPU |


| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data(31:24) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Data(23:16) |  |  |  |  |  |  |  |

Data(31:16) Upper part of data to be read from or to be written to the external RAM

Note: Only the lower 20 bits of each Cell Pointer RAM entry can be accessed. Read access to the upper bits will always return 0 .

ABM-P PXF 4336 V1.1

Register Description
Register 109 EXTRAMD1
External RAM Test Data Register 1

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: EXTRAMD1 DD $_{H}$
Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :--- | :--- | :--- | :--- | ---: | :--- | :--- | :--- |
| Data(15:8) |  |  |  |  |  |  |  |


| Bit7 6 5 4 3 2 1 <br> Data(7:0)       |
| :---: |

Data(15:0) Lower part of data to be read from or to be written to the external RAM

## Register 110 EXTRAMAO

## External RAM Test Address Register Low

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | EXTRAMAO $\quad$ DE $_{\mathbf{H}}$ |  |

Typical Usage: Written and Read by CPU


Address(15:0) Lower bits of the Address
The Address field selects an entry within the external RAM, selected by the EXTRAMC register.
The range depends on the size of the selected external RAM (see Table 7-31).

Table 7-31 Extended RAM Address Range for Test Access

| RAM Type | Size | Address Range |
| :--- | :--- | :--- |
| SSRAM | $64 \mathrm{k} \times 32$ bit | $0 . .65536$ |
| SSRAM | $128 \mathrm{k} \times 32$ bit | $0 . .131072$ |
| SSRAM | $256 \mathrm{k} \times 32$ bit | $0 . .262144$ |
| SSRAM | $512 \mathrm{k} \times 32$ bit | $0 . .524288$ |
| SDRAM | 32 Mbit per core | $0 . .1048576$ |
| SDRAM | 64 Mbit per core | $0 . .2097152$ |
| SDRAM | 128 Mbit per core | $0 . .4194304$ |

ABM-P PXF 4336 V1.1

Register Description

## Register 111 EXTRAMA1

External RAM Test Address Register High

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |
| :--- | :--- | :--- |
| Offset Address: | EXTRAMAO $\quad$ DF $_{\mathbf{H}}$ |

Typical Usage: Written and Read by CPU

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(11:4) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Unused(3:0) |  |  |  | Address(19:16) |  |  |  |

Address(19:16) Upper bits of the Address
The Address field selects an entry within the external RAM, selected by the EXTRAMC register.
The range depends on the size of the selected external RAM (see Table 7-31).

## Register 112 EXTRAMC

## External RAM Test Command Register

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | EXTRAMA0 $\quad \mathbf{E 0}_{\mathbf{H}}$ |  |

Typical Usage: Written and Read by CPU

Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: |

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused(1:0) | CSRDW | CSRDR | CSRUW | CSRUR | CPRW | CPRR |  |

Setting a command bit starts the Read or Write procedure from/to the selected external RAM. The corresponding bit is automatically cleared after completion of the Read/Write procedure.
The address to be read or to be written is provided in registers EXTRAMA0 and EXTRAMA1. The 32-bit wide data is transferred via registers EXTRAMD0 and EXTRAMD1.
Note: Access to external RAM is only allowed before first cell flow.

| CSRDW | Cell Storage RAM downstream write |
| :--- | :--- |
| CSRDR | Cell Storage RAM downstream read |
| CSRUW | Cell Storage RAM upstream write |
| CSRUR | Cell Storage RAM upstream read |
| CPRW | Cell Pointer RAM write |
| CPRR | Cell Pointer RAM read |

### 7.2.28 ABM-P Version Code Registers

Register 113 VERL
Version Number Low Register

| CPU Accessibility: |  |  | Read |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | alue: | $\mathrm{FO83}_{\mathrm{H}}$ |  |  |  |  |  |  |
| Offset Address: |  |  |  | $E 1_{\text {H }}$ |  |  |  |  |
| Typical Usage: R |  |  | Read by CPU to determine device version number |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | VERL(15..8) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | VERL(7..0) |  |  |  |  |  |  |

## Register 114 VERH

## Version Number High Register

|  | cess |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | alue |  |  |  |  |  |  |  |
| Offs | ddr |  |  |  |  |  |  |  |
|  | Usa |  | CP | deter | devi | ion |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  |  |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  |  |  |  |

$\operatorname{VERH}(15 . .0) \quad \mathbf{1 0 0 7}_{\mathrm{H}}$

### 7.2.29 Interrupt Status/Mask Registers <br> Register 115 ISRU <br> Interrupt Status Register Upstream <br>  <br> BCFGE Buffer Configuration Error upstream <br> QIDINV This interrupt is generated if the ABM-P tries to write a cell into a disabled queue. The cell is discarded in this case. (Typically occurs on queue configuration errors.) <br> BUFER1 Unexpected buffer error number 1. Should never occur in normal operation. Immediate reset of the chip recommended. <br> LCIINVAL Error when performing the internal address reduction The cell is discarded. <br> PARITYER Parity error at UTOPIA Receive Upstream (PHY) Interface detected.

| SOCER | Start of Cell Error at UTOPIA Receive Upstream (PHY) Interface <br> detected. |
| :--- | :--- |
| BUFER2 | Unexpected Buffer Error number 2. Should never occur in normal <br> operation. Immediate reset of the chip is recommended. |
| BUFER3 | Unexpected Buffer Error number 3. Should never occur in normal <br> operation. Immediate reset of the chip is recommended. |
| CDVOV | The maximum upstream CDV value for shaped connections given <br> in CDVU register has been exceeded. This interrupt is a notification <br> only; that is, no cells are discarded due to this event. |
| MUXOV | Indicates that a Scheduler Block lost a serving time slot. (Can <br> indicate a static backpressure on one port). <br> The 'MUXOV' interrupt is generated when the number of lost <br> serving time slots exceeds the number specified in bit field <br> MaxBurstS(3:0) (see register UECRI/DECRI). <br> No further action is required upon this interrupt. |
| AAL5COL | Indicates that an interrupt event occurred in the upstream AAL5 <br> unit. The interrupt reason must be read from the AAL5 status <br> register "UA5SARS/DA5SARS" on Page 210 (upstream). |
| RMCER | RM Cell received with corrupted CRC-10. |
| BIP8ER | BIP-8 error detected when reading a cell from the upstream external |
| SDRAM. BIP-8 protects the cell header of each cell. The cell is |  |
| discarded. One single sporadic event can be ignored. Hardware |  |
| should be taken out of service when the error rate exceeds 10-10 |  |

## Register Description

BUFER4
Unexpected Buffer Error number 4. Should never occur in normal operation. Immediate reset of the chip recommended.
For consistency check the ABM-P stores the queue ID with each cell written to the respective queue within the cell storage RAM. When reading a cell from the cell storage RAM, the queue ID is compared to the stored queue ID.
A queue ID mismatch would indicate a global buffering/pointer problem.

VPRMER VP RM Cell received erroneously when traffic class is configured for VCs using bit ABRvp in Register TCT3 (see Register 42: TCT3).
Note: Several mechanisms are implemented in the ABM-P to check for consistency of pointer operation and internal/external memory control. The interrupt events BUFER1..BUFER4 indicate errors detected by these mechanisms.
It is recommended that these interrupts be classified as "fatal device errors."

## Register 116 ISRD

## Interrupt Status Register Downstream



| BUFER2 | Unexpected Buffer Error number 2. Should never occur in normal <br> operation. Immediate reset of the chip is recommended. |
| :--- | :--- |
| BUFER3 | Unexpected Buffer Error number 3. Should never occur in normal <br> operation. Immediate reset of the chip recommended. |
| CDVOV | The maximum downstream CDV value for shaped connections <br> given in CDVU register has been exceeded. <br> This interrupt is a notification only; that is, no cells are discarded <br> due to this event. |
| MUXOV | Indicates that a Scheduler Block lost a serving time slot. (Can <br> indicate a static backpressure on one port). <br> The 'MUXOV' interrupt is generated when the number of lost <br> serving time slots exceeds the number specified in bit field <br> MaxBurstS(3:0) (see register UECRI/DECRI). <br> No further action is required upon this interrupt. |
| AAL5COL | Indicates that an interrupt event occurred in the downstream AAL5 <br> unit. The interrupt reason must be read from the AAL5 status <br> register "UA5SARS/DA5SARS" on Page 210 (downstream). |
| RMCER | RM cell received with corrupted CRC-10. |
| BIP8ER | BIP-8 error detected when reading a cell from the downstream <br> external SDRAM. BIP-8 protects the cell header of each cell. The <br> cell is discarded. One single sporadic event can be ignored. <br> Hardware should be taken out of service when the error rate <br> exceeds 10-10. |

## Register Description

Unexpected Buffer Error number 4. Should never occur in normal operation. Immediate reset of the chip is recommended. For consistency check the ABM-P stores the queue ID with each cell written to the respective queue within the cell storage RAM. When reading a cell from the cell storage RAM, the queue ID is compared to the stored queue ID.
A queue ID mismatch would indicate a global buffering/pointer problem.

VPRMER VP RM Cell received erroneously, when traffic class is configured for VCs using bit ABRvp in Register TCT3
(see Register 42: TCT3).

Note: Several mechanisms are implemented in the ABM-P to check for consistency of pointer operation and internal/external memory control. The interrupt events BUFER1..BUFER4 indicate errors detected by these mechanisms.
It is recommended that these interrupts be classified as "fatal device errors."

Register 117 ISRC
Interrupt Status Register Common

| CPU Accessibility: |  |  | Read/Write |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | alue: | $\mathbf{0 0 0 0}_{\text {H }}$ |  |  |  |  |  |  |
|  | ddress: | ISRC $\quad \mathrm{E5}_{\mathrm{H}}$ |  |  |  |  |  |  |
| Typical Usage: |  | Read by CPU to evaluate interrupt events related to both cores. Interrupt indications must be cleared by writing a 1 to the respective bit locations; writing a 0 has no effect; |  |  |  |  |  |  |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | Unused(10:3) |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Unused(2:0) |  |  | RAMER | DDQRD | UDQRD | $\begin{gathered} \hline \mathrm{DQ} \\ \text { VCMGD } \end{gathered}$ | $\begin{gathered} \text { UQ } \\ \text { VCMGD } \end{gathered}$ |
| RAMER |  | Configuration of common Cell Pointer RAM has been changed after cells have been received (see Register MODE1, bit field CPR). |  |  |  |  |  |  |
| DDQRD |  | Downstream Dummy Queue Relogged/Deactivated This interrupt confirms the dummy queue operation being activated and deactivated. (see Register 44: QCT1) |  |  |  |  |  |  |
| UDQRD |  | Upstream Dummy Queue Relogged/Deactivated This interrupt confirms the dummy queue operation being activated and deactivated. (see Register 44: QCT1) |  |  |  |  |  |  |
| DQVCMGD |  | Downstream Queue VC-Merge Group Deactivated This interrupt confirms the VC-Merge group being deactivated. |  |  |  |  |  |  |
| UQVCMGD |  | Upstream Queue VC-Merge Group Deactivated This interrupt confirms the VC-Merge group being deactivated. |  |  |  |  |  |  |

## Register 118 IMRU

Interrupt Mask Register Upstream

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | IMRU | E6 $_{\mathrm{H}}$ |

Typical Usage: Written by CPU to control interrupt signal effective events

Bit


Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\operatorname{IMRU}(7: 0)$ |  |  |  |  |  |  |  |

IMRU(15:0) Interrupt Mask Upstream
Each bit controls whether the corresponding interrupt indication in register ISRU (same bit location) activates the interrupt signal:
1 Interrupt indication masked.
The interrupt signal is not activated upon this event.
0 Interrupt indication unmasked.
The interrupt signal is activated upon this event.

## Register 119 IMRD

Interrupt Mask Register Downstream

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | IMRD | $E 7_{\mathrm{H}}$ |

Typical Usage: Written by CPU to control interrupt signal effective events

Bit


Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\operatorname{IMRD}(7: 0)$ |  |  |  |  |  |  |  |

IMRD(15:0) Interrupt Mask Downstream
Each bit controls whether the corresponding interrupt indication in register ISRD (same bit location) activates the interrupt signal:
1 Interrupt indication masked.
The interrupt signal is not activated upon this event.
0 Interrupt indication unmasked.
The interrupt signal is activated upon this event.

## Register 120 IMRC

Interrupt Mask Register Common

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | IMRC | $\mathbf{E 8}_{\mathbf{H}}$ |

Typical Usage: Written by CPU to control interrupt signal effective events

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IMRC(15:8) |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IMRC(7:0) |  |  |  |  |  |  |  |

IMRC(15:0) Interrupt Mask Common
Each bit controls whether the corresponding interrupt indication in register ISRC (same bit location) activates the interrupt signal:
1 Interrupt indication masked.
The interrupt signal is not activated upon this event.
0 Interrupt indication unmasked.
The interrupt signal is activated upon this event.

ABM-P PXF 4336 V1.1

Register Description

## Register 121 ISRDBA

Interrupt Status Register DBA

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: ISRDBA E9 ${ }_{\text {H }}$
Typical Usage: $\quad$ Read by CPU to evaluate interrupt events related to both cores. Reset by read.

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DBATC(15:8) |  |  |  |  |  |  |  |

Bi

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DBATC(7:0) |  |  |  |  |  |  |  |

DBATC(15:0) Each bit position indicates that a DBA Threshold Crossing Event occurred in the respective entry $i$ of the DBA Threshold Crossing Table (see Register DTCT).

ABM-P PXF 4336 V1.1

Register Description
Register 122 IMRDBA
Interrupt Mask Register DBA

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: IMRDBA EA ${ }_{H}$
Typical Usage: Written by CPU to control interrupt signal effective events

Bit


Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\operatorname{IMRDBA}(7: 0)$ |  |  |  |  |  |  |  |

IMRDBA(15:0) Interrupt Mask DBA
Each bit controls whether the corresponding interrupt indication in register ISRDBA (same bit location) activates the interrupt signal:
1 Interrupt indication masked.
The interrupt signal is not activated upon this event.
0 Interrupt indication unmasked.
The interrupt signal is activated upon this event.


01010
10000

10001
11000
11001
10111

11111

AVT: ABR/VBR Table (see page 329)
QPT1 Upstream:
Queue Parameter Table 1 Up (see page 296)
QPT2 Upstream:
Queue Parameter Table 2 Up (see page 300)
QPT1 Downstream:
Queue Parameter Table 1 Dn (see page 296)
QPT2 Downstream:
Queue Parameter Table 2 Dn (see page 300)
SCTF Upstream:
Scheduler Configuration Table Fractional Part (see page 306)
SCTF Downstream:
Scheduler Configuration Table Fractional Part (see page 316)
Note: The SCTI Table (Scheduler Configuration Table Integer Part) is addressed via dedicated address registers and thus not listed in bit field $\operatorname{MAR}(4: 0)$ (see page 308).

Note: $\operatorname{MAR}(4: 0)$ values not listed above are invalid and reserved. It is recommended to not use invalid/reserved values.

## Register 124 WAR

## Word Address Register

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | $\mathbf{W A R}$ | $\mathbf{E C}_{\mathrm{H}}$ |

Typical Usage: Written by CPU to address entries of internal RAM/ tables for Read or Write operation via transfer registers.


Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\operatorname{WAR}(7: 0)$ |  |  |  |  |  |  |  |

## WAR(15:0) Word Address

This bit field selects an entry within the internal RAM/table selected by the MAR register.
In general, it can address up to 64 K entries.
The current range of supported values depends on the size and organization of the selected RAM/table.
Thus, the specific WAR register meaning is listed in the overview part of each internal RAM/table description:
LCI LCI Table RAM (see page 237)
TCT Traffic Class Table (see page 241)
QCT Queue Configuration Table (see page 270)
SBOC Scheduler Block Occupation Table (see page 270)
QPTHU QPT High Word Upstream:
Queue Parameter Table (see page 296f.)
QPTHD QPT High Word Downstream:
Queue Parameter Table (see page 296f.)
QPTLU QPT Low Word Upstream:
Queue Parameter Table(see page 296)
QPTLD QPT Low Word Downstream:
Queue Parameter Table (see page 296)

| SCTFU | SCTF Upstream: <br> Scheduler Configuration Table Fractional Part <br> (see page 316) |
| :--- | :--- |
| SCTFD | SCTF Downstream: <br>  <br> Scheduler Configuration Table Fractional Part <br> (see page 316) |

Note: The SCTI Table (Scheduler Configuration Table Integer Part) is addressed via dedicated address registers and, thus, is not listed in the MAR and WAR registers (see page 306).

### 7.2.31 Global ABM-P Status and Mode Registers

Register 125 USTATUS
ABM-P UTOPIA Status Register

| CPU Accessibility: | Read/Write |
| :--- | :--- |
| Reset Value: | $\mathbf{0 0 0 0}_{\mathrm{H}}$ |
| Offset Address: | USTATUS $\quad \mathrm{ED}_{\mathrm{H}}$ |
| Typical Usage: | Read by CPU |


| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | | unused |  |  |
| :---: | :---: | :---: |
|  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

unused UUTFL(6:0)

DUTFL(6:0) Downstream UTOPIA Receive Buffer Fill Level
This bit field indicates the current number of cells stored in the UTOPIA receive buffers ( $0 . .64$ cells).

UUTFL(6:0) Upstream UTOPIA Receive Buffer Fill Level
This bit field indicates the current number of cells stored in the UTOPIA receive buffer ( $0 . .64$ cells).

## Register 126 MODE1

## ABM-P Mode 1 Register

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathrm{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | MODE1 $^{\text {MOE }}$ |  |
| E |  |  |

Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWRES | ERC <br> SWRES | CPR(1:0) | VC <br> MERGE | INIT <br> RAM | INIT <br> SDRAM | CORE |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | 00

SWRES Software Reset (clears automatically after four cycles).
This bit is automatically cleared after execution.
'SWRES' controls reset of all ABM-P units excluding the ERC unit.
1 Starts internal reset procedure
(0) self-clearing

ERCSWRES ERC Software Reset (not self-clearing).
'ERCSWRES' controls reset of the ERC unit.
1 Starts internal reset procedure and keeps the ERC unit in reset state.
0 Releases the ERC unit from reset state to operational state.

CPR(1:0) Cell Pointer Ram Size configuration
(see also Table 7-3 "External RAM Sizes" on Page 215)
$00 \quad 256 \mathrm{k}$ pointer entries per direction (corresponds to 256 k cells in each cell storage RAM)
$01 \quad 128 \mathrm{k}$ pointer entries per direction
(corresponds to 128 k cells in each cell storage RAM)

## Register Description

64k pointer entries per direction (corresponds to 64 k cells in each cell storage RAM)
11 reserved
Note: The Cell Pointer RAM Size should be programmed during initialization and should not be changed during operation.

| VCMerge | VC Merge Enable <br> This bit enables VC-Merge operation on a global basis. It determines the usage (required width) of the Cell Pointer RAM, since VC-Merge operation requires one additional flag 'EOP Mark' in the CPR. <br> (see also Table 5-10 "SSRAM Configuration Examples" on Page 174) |
| :---: | :---: |
|  | $0 \quad$ VC-Merge operation disabled. |
|  | 1 VC-Merge operation enabled. |
| INITRAM | Init RAM <br> Start of Initialization of the internal RAM. <br> This bit is automatically cleared after execution. |
|  | 1 Starts internal RAM initialization procedure. <br> Note: The internal RAM initialization process can be activated only once after hardware reset. |
|  | (0) self-clearing |
| INITSDRAM | Init SDRAM <br> Initialization and configuration of the external SDRAM. This bit must be set to 1 after reset (initial pause of at least $200 \mu \mathrm{~s}$ is necessary) and is automatically cleared by the ABM-P after configuration of the SDRAM has been executed. |
|  | 1 Starts SDRAM initialization procedure |
|  | (0) self-clearing |

ABM-P
PXF 4336 V1.1

## Register Description

| CORE | Downstream Core Disable |
| :---: | :---: |
|  | This bit disables the downstream ABM-P Core, which is necessary in some MiniSwitch configurations (Uni-Directional Mode using one core). <br> It is recommended to set CORE $=0$ in Bi-directional operation modes. |
|  | 1 Downstream ABM-P core disabled |
|  | 0 Downstream ABM-P core enabled |
| WGS | Work Group Switch Mode Selects MiniSwitch (Uni-directional) Mode if set to 1. |
|  | MiniSwitch (Uni-directional) operation mode selected: upstream transmit UTOPIA Interface is disabled; downstream receive UTOPIA Interface is disabled. |
|  | 0 Normal (Bi-directional) operation mode |
| BIN | Indicate the usage of the $\mathrm{CI} / \mathrm{NI}$ mechanism for ABR connections: |
|  | 1 Enables CI/NI feedback |
|  | $0 \quad \mathrm{Cl} / \mathrm{Nl}$ feedback disabled |
| EFCI | Indicate the usage of the EFCI mechanism for ABR connections: |
|  | 1 Enables EFCI feedback |
|  | 0 EFCI feedback disabled |
| BIP8 | Disables discard of cells with BIP-8 header error. |
|  | 1 BIP-8 errored cells are not discarded |
|  | 0 BIP-8 errored cells are discarded |
| CRC10 | Disables discard of RM cells with defect CRC10. |
|  | 1 CRC10 errored RM cells are not discarded |
|  | 0 CRC10 errored RM cells are discarded |
| LCItog | Enables toggling of the $\mathrm{LCl}(0)$ bit in outgoing cells in MiniSwitch (uni-directional) mode. |

LCl bit 0 is toggled in outgoing cells in case of MiniSwitch operation mode selected

## $0 \quad$ LCI bit 0 remains unchanged

Note: Does not affect the cell header if Internal Address Reduction is used.

LCIMOD(1:0) Specifies the expected mapping of Local Connection Identifier (LCI) field to cell header:
$00 \quad \mathrm{LCl}(13,12)={ }^{\prime} 00$ ', $\mathrm{LCl}(11: 0)$ mapped to $\operatorname{VPI}(11: 0)$ field
$01 \quad \mathrm{LCl}(15: 0)$ mapped to $\mathrm{VCl}(15: 0)$ field;
$10 \quad \mathrm{LCl}(15: 14)$ mapped to UDF1(1:0) field;
$\mathrm{LCl}(13: 12)$ mapped to UDF1(7:6) field;
$\mathrm{LCI}(11: 0)$ mapped to $\mathrm{VPI}(11: 0)$ field
11 Internal Address reduction mode;
The LCI is derived from programmable parts of the VPI, VCl and PN bit fields. The derived LCl is used by the ABM-P, but nor written to the cell.

Register 127 MODE2

## ABM-P Mode 2 Register

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 8 0 0}_{\mathbf{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | MODE | EF F $_{\mathbf{H}}$ |

Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD <br> CAW | SDRR | unused | ERCPD | TUTS | DQSC | QS(1:0) |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :--- | :--- | :---: | :--- | :---: | :---: | :---: |
| PNSRC |  | MNUM(3:0) |  |  | PNUM(2:0) |  |  |


| SDCAW | SDRAM Column Address Width |  |
| :--- | :--- | :--- |
|  | 0 | 8 bit |
| 1 | 9 bit |  |

SDRR SDRAM Refresh Rate
$0 \quad$ Default Refresh Rate (4096 cycles/s)
1 Double Refresh Rate (8192 cycles/s)

ERCPD ERC Power Down
0 ERC active
1 ERC in power-down mode

TUTS Tristate all UTOPIA Signals
0 Normal mode
1 UTOPIA Signals in Tristate mode

DQSC Disable Quarter Segment Check
0 Normal mode

## Register Description

If Quarter Segment Check is enabled, the ABM-P processes only cells matching the LCl segment:
LCI(15:14) $=$ QS(1:0)
All other cells are forwarded depending on the value found in entry 0 of the LCT table. Default: send to the Common Real-Time Queue to be processed by a subsequent ABM-P (cascading).

PNSRC Port Number Source
This bit determines which Port Number field is used for internal Address Reduction Mode:
$0 \quad$ PN field is taken from the UTOPIA Port number, that accepted the cell.
1 PN field is taken from the UDF1(5:0) field of the cell

MNUM(3:0) M Parameter
This bit field determines the ranges of VPI and VCl cell header fields mapped into the LCl in internal Address Reduction mode.
Chapter 3.2.5 provides the details.

## PNUM(2:0) P Parameter

This bit field determines the number of port number bits mapped into the LCI in internal Address Reduction mode.
Chapter 3.2.5 provides the details.

ABM-P

## Register Description

### 7.2.32 UTOPIA Configuration Registers

Register 128 UTRXCFG
Upstream/Downstream UTOPIA Receive Configuration Register


| DURD | Downstream UTOPIA Receive Discard <br> UURD |
| :--- | :--- |
|  | Upstream UTOPIA Receive Discard |
|  | 1 |

DURUT Downstream UTOPIA Receive UDF2 Transparent
UURUT Upstream UTOPIA Receive UDF2 Transparent
$0 \quad$ PN mapped to UDF2 (for internal processing)
1 UDF2 transparent (BIP8 checksum not usable)
$\begin{array}{ll}\text { DURPD } & \text { Downstream UTOPIA Receive Parity Error discard } \\ \text { UURPD } & \text { Upstream UTOPIA Receive Parity Error discard }\end{array}$
$0 \quad$ No discarding of cells with Parity Error

Discarding of cells with Parity Error

| DURPE | Downstream UTOPIA Receive Parity Check Enable |
| :--- | :--- | :--- |
| UURPE | Upstream UTOPIA Receive Parity Check Enable |

ABM-P

Register Description
Register 129 UUTRXP0
Upstream UTOPIA Receive Port Register 0

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UUTRXPO $\mathbf{F 1}_{\mathbf{H}}$
Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UURXPEnable(15..8) |  |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

UUTRXPEnable (15:0)

Upstream UTOPIA Receive Port Enable Each bit enables or disables the respective UTOPIA port (15..0):
bit $=0 \quad$ Port disabled.
bit $=1 \quad$ Port enabled.

ABM-P

Register Description
Register 130 UUTRXP1
Upstream UTOPIA Receive Port Register 1

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UUTRXP1 $\quad \mathbf{F 2}_{\mathbf{H}}$
Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UURXPEnable(31..24) |  |  |  |  |  |  |

$\begin{array}{lllllllll}\text { Bit } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ UUTRXPEnable(23..16)

UUTRXPEnable Upstream UTOPIA Receive Port Enable (31:16)
Each bit enables or disables the respective UTOPIA port (31..16):
bit $=0 \quad$ Port disabled.
bit $=1 \quad$ Port enabled.

ABM-P

Register Description
Register 131 UUTRXP2
Upstream UTOPIA Receive Port Register 2

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UUTRXP2 F3 ${ }_{H}$
Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UURXPEnable(47..40) |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



UUTRXPEnable Upstream UTOPIA Receive Port Enable
(47:32)
Each bit enables or disables the respective UTOPIA port (47..32):
bit $=0 \quad$ Port disabled.
bit $=1 \quad$ Port enabled.

ABM-P

Register Description
Register 132 DUTRXPO
Downstream UTOPIA Receive Port Register 0

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: DUTRXPO $\quad \mathbf{F 4}_{\mathbf{H}}$
Typical Usage: Written and Read by CPU

Bit

| 15 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DURXPEnable(15..8) |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DUTRXPEnable (15:0)

Downstream UTOPIA Receive Port Enable
Each bit enables or disables the respective UTOPIA port (15..0):
bit $=0 \quad$ Port disabled.
bit $=1 \quad$ Port enabled.

ABM-P

Register Description

## Register 133 DUTRXP1

Downstream UTOPIA Receive Port Register 1

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: DUTRXP1 $\quad \mathbf{F 5}_{\mathrm{H}}$
Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DURXPEnable(31..24) |  |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DUTRXPEnable(23..16) |  |  |  |  |  |  |  |

DUTRXPEnable (31:16)

Downstream UTOPIA Receive Port Enable
Each bit enables or disables the respective UTOPIA port (31..16):
bit $=0 \quad$ Port disabled.
bit $=1 \quad$ Port enabled.

ABM-P

Register Description

## Register 134 DUTRXP2

Downstream UTOPIA Receive Port Register 2

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: DUTRXP2 $\mathbf{F 6}_{\mathbf{H}}$
Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DURXPEnable(47..40) |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



DUTRXPEnable
(47:32)

Downstream UTOPIA Receive Port Enable
Each bit enables or disables the respective UTOPIA port (47..32):
bit $=0 \quad$ Port disabled.
bit = $1 \quad$ Port enabled.

## Register 135 UUTTXCFG

Upstream UTOPIA Transmit Configuration Register

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UUTTXCFG $\mathbf{F 7}_{\mathbf{H}}$
Typical Usage: Written and Read by CPU


UUTM Upstream UTOPIA Transmit Mode
$0 \quad$ Slave Mode
1 Master Mode

UUTQL(6:0) Upstream UTOPIA Transmit Queue Length Chapter 5.2.2 provides the details.

64 cells maximum

## UURBUS

Upstream UTOPIA Transmit Bus Width
$0 \quad$ 8-bit bus width
1 16-bit bus width

UUTCFG(1:0) Upstream UTOPIA Transmit Port Configuration

| 00 | $4 \times 12$ ports |
| :--- | :--- |
| 01 | $4 \times 12$ ports |
| 10 | $4 \times 12$ ports |

Level 1 Mode (4 x 1 port)

UUTUT

UUTES
Upstream UTOPIA Transmit Extended Slave
$0 \quad 1 \times 4$ or $4 \times 12$
$11 \times 31$ together with UUTM="0" (slave)

ABM-P

## Register 136 DUTTXCFG

Downstream UTOPIA Transmit Configuration Register

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 1}_{\boldsymbol{H}}$
Offset Address: DUTTXCFG $\mathbf{F 8}_{\mathbf{H}}$
Typical Usage: Written and Read by CPU

$0 \quad$ Port number is mapped to UDF2
1 UDF2 not modified at transmit Interface (UDF2 transparency if set together with UTRXCFG.DURUT)

## DUTES

## Downstream UTOPIA Transmit Extended Slave

$0 \quad 1 \times 4$ or $4 \times 12$
$11 \times 31$ together with UUTM="0" (slave)

## Register 137 UUTTXP0

Upstream UTOPIA Transmit Port Register 0

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UUTTXPO $\quad \mathbf{F 9}_{\mathbf{H}}$
Typical Usage: Written and Read by CPU

Bit

| 15 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UUTXPEnable(15..8) |  |  |  |  |  |  |

$\begin{array}{lllllllll}\text { Bit } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

UUTTXPEnable (15:0)

Upstream UTOPIA Transmit Port Enable
Each bit enables or disables the respective UTOPIA port (15..0):
bit $=0 \quad$ Port disabled.
bit $=1 \quad$ Port enabled.
Note: If transmit port is disabled, cells assigned to this port are discarded without notification

## Register 138 UUTTXP1

Upstream UTOPIA Transmit Port Register 1

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UUTTXP1 FA $_{H}$
Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UUTTXPEnable(31..24) |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



UUTTXPEnable (31:16)

Upstream UTOPIA Transmit Port Enable
Each bit enables or disables the respective UTOPIA port (31..16):
bit $=0 \quad$ Port disabled.
bit $=1 \quad$ Port enabled.
Note: If transmit port is disabled, cells assigned to this port are discarded without notification

## Register 139 UUTTXP2

Upstream UTOPIA Transmit Port Register 2

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: UUTTXP2 FB $_{\boldsymbol{H}}$
Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UUTTXPEnable(47..40) |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



UUTTXPEnable Upstream UTOPIA Transmit Port Enable
(47:32)
Each bit enables or disables the respective UTOPIA port (47..32):
bit $=0 \quad$ Port disabled.
bit $=1 \quad$ Port enabled.
Note: If transmit port is disabled, cells assigned to this port are discarded without notification

ABM-P

Register Description

## Register 140 DUTTXP0

## Downstream UTOPIA Transmit Port Register 0

CPU Accessibility: Read/Write

| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |  |
| :--- | :--- | :--- |
| Offset Address: | DUTTXPO $^{2} \quad \mathbf{F C}_{\mathrm{H}}$ |  |

Typical Usage: Written and Read by CPU

| Bi | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DUTTXPEnable(15..8) |  |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DUTTXPEnable(7..0) |  |  |  |  |  |  |  |

DUTTXPEnable
(15:0)

Downstream UTOPIA Transmit Port Enable
Each bit enables or disables the respective UTOPIA port (15..0):
bit $=0 \quad$ Port disabled.
bit $=1 \quad$ Port enabled.
Note: If transmit port is disabled, cells assigned to this port are discarded without notification

ABM-P

Register Description

## Register 141 DUTTXP1

## Downstream UTOPIA Transmit Port Register 1

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: DUTTXP1 FD $_{\mathrm{H}}$
Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DUTTXPEnable(31..24) |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DUTTXPEnable(23..16) |  |  |  |  |  |  |  |

DUTTXPEnable
(31:16)

Downstream UTOPIA Transmit Port Enable
Each bit enables or disables the respective UTOPIA port (31..16):
bit $=0 \quad$ Port disabled.
bit $=1 \quad$ Port enabled.
Note: If transmit port is disabled, cells assigned to this port are discarded without notification

ABM-P

Register Description
Register 142 DUTTXP2
Downstream UTOPIA Transmit Port Register 2

CPU Accessibility: Read/Write
Reset Value: $\quad \mathbf{0 0 0 0}_{\mathbf{H}}$
Offset Address: DUTTXP2 FE $_{\mathbf{H}}$
Typical Usage: Written and Read by CPU

Bit

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| DUTTXPEnable(47..40) |  |  |  |  |  |  |  |


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DUTTXPEnable(39..32) |  |  |  |  |  |  |  |

DUTTXPEnable
(47:32)

Downstream UTOPIA Transmit Port Enable
Each bit enables or disables the respective UTOPIA port (47..32):
bit $=0 \quad$ Port disabled.
bit $=1 \quad$ Port enabled.
Note: If transmit port is disabled, cells assigned to this port are discarded without notification

### 7.2.33 Test Registers/Special Mode Registers

Register 143 TEST
TEST Register

| CPU Accessibility: | Read/Write |
| :--- | :--- | :--- |
| Reset Value: | $\mathbf{0 0 0 0}_{\mathbf{H}}$ |
| Offset Address: | TEST $\quad$ FF $_{\mathbf{H}}$ |
| Typical Usage: | Written and Read by CPU for device test purposes |



Bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLKdelay(1:0) | Reserved(5:0) |  |  |  |  |  |  |

CLKDelay(1:0) This bit field adjusts the delay of RAMCLK output with respect to SYSCLK input. "SPI: Serial Peripheral Interface" on Page 177 provides the details.
00 Delay 0
01 Delay 2
10 Delay 4
11 Delay 6

## Electrical Characteristics

## 8 Electrical Characteristics

### 8.1 Absolute Maximum Ratings

Table 8-1 Absolute Maximum Ratings

| Parameter | Symbol | Limit Values | Unit |
| :--- | :--- | :--- | :--- |
| Ambient temperature under biasPXF | $T_{\mathrm{A}}$ | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| IC supply voltage with respect to ground | $V_{\mathrm{DD}}$ | -0.3 to 3.6 | V |
| Voltage on any pin with respect to ground | $V_{\mathrm{S}}$ | -0.4 to $V_{\mathrm{DD}}+0.4$ | V |
| ESD robustness ${ }^{1)}$ | $\mathrm{V}_{\text {ESD,HBM }}$ | 2000 | V |
| HBM: $1.5 \mathrm{k} \Omega, 100 \mathrm{pF}$ |  |  |  |

1) According to MIL-Std 883D, method 3015.7 and ESD Association Standard EOS/ESD-5.1-1993

The RF Pins 20, 21, 26, 29, 32, 33, 34 and 35 are not protected against voltage stress $>300 \mathrm{~V}$ (versus $V_{\mathrm{S}}$ or GND). The high frequency performance prohibits the use of adequate protective structures.

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 8.2 Operating Range

Table 8-2 Operating Range

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | max. |  |  |
| Ambient temperature <br> under bias | $T_{\mathrm{A}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Junction temperature | $T_{\mathrm{J}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Supply voltage 3.3V | $V_{\mathrm{DD} 33}$ | 3.0 | 3.6 | V |  |
| Supply voltage 1.8V | $V_{\mathrm{DD} 18}$ | 1.62 | 1.98 | V |  |
| Ground | $V_{\mathrm{SS}}$ | 0 | 0 | V |  |
| Power dissipation | $P$ |  | 2.5 | W |  |

Note: In the operating range, the functions given in the circuit description are fulfilled.

ABM-P PXF 4336 V1.1

Electrical Characteristics

### 8.3 DC Characteristics

Table 8-3 DC Characteristics

| Parameter | Symbol | Limit Values |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | typ. | max |  |  |
| Input low voltage | $V_{\text {IL }}$ | -0.4 |  | 0.8 | V |  |
| Input high voltage | $V_{\text {IH }}$ | 2.0 |  | $\begin{aligned} & V_{\mathrm{DD}}+ \\ & 0.3 \end{aligned}$ | V | LVTTL (3.3 V) |
| Output low voltage | $V_{\text {OL }}$ |  | 0.2 | 0.4 | V | $I_{\mathrm{OL}}=5 \mathrm{~mA}$ |
| Output high voltage | $V_{\text {OH }}$ | 2.4 |  | $V_{\text {DD }}$ | V | $\begin{aligned} & I_{\mathrm{OH}}=-5 \mathrm{~mA} \text { all } \\ & \text { pins except } \\ & \text { TDO (TDO: } \\ & \left.I_{\mathrm{OH}}=-3 \mathrm{~mA}\right) \end{aligned}$ |
| Average power supply current | $\begin{array}{\|l\|} \hline I_{\mathrm{CC}} \\ (\mathrm{AV}) \end{array}$ |  | 330 |  | mA | $V_{\mathrm{DD} 33}=3.3 \mathrm{~V}$, <br> $V_{\mathrm{DD} 18}=1.8 \mathrm{~V}$, <br> $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> SYSCLK = <br> 52 MHz ; <br> URXCLKU = <br> UTXCLKU = <br> URXCLKD = <br> UTXCLKD = <br> 52 MHz ; |
| Average power down supply current | $I_{\text {CCPD }}$ (AV) |  |  | 10 | mA | $\begin{aligned} & V_{\mathrm{DD}}=3.3 \mathrm{~V}, \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C}, \end{aligned}$ <br> no output loads, no clocks |
| Average power dissipation | $P(\mathrm{AV})$ |  | 1 | 1.3 | W | $V_{\mathrm{DD} 33}=3.3 \mathrm{~V}$, <br> $V_{\mathrm{DD} 18}=1.8 \mathrm{~V}$, <br> $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> SYSCLK = <br> 52 MHz ; <br> URXCLKU = <br> UTXCLKU = <br> URXCLKD = <br> UTXCLKD = <br> 52 MHz ; |

ABM-P PXF 4336 V1.1

Electrical Characteristics
Table 8-3 DC Characteristics (cont'd)

| Parameter | Symbol | Limit Values |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | typ. | max |  |  |
| Input current | $I_{\text {IN }}$ | -1 |  | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {IN }}=V_{\mathrm{DD} 33} \text { or } \\ & V_{\mathrm{SS}} \end{aligned}$ |
|  |  | 4 |  | 8 | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {DD33 }}$ for Inputs with internal PullDown resistor |
|  |  | -4 |  | -8 | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {Ss }}$ for Inputs with internal Pull-Up resistor |
| Input leakage current | $I_{\text {IL }}$ |  |  | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{DD} 33}=3.3 \mathrm{~V}, V \\ & \mathrm{DD18}=1.8 \mathrm{~V}, \\ & \text { GND }=0 \mathrm{~V} \text {; all } \\ & \text { other pins are } \\ & \text { floating } \end{aligned}$ |
| Output leakage current | $I_{\text {OZ }}$ |  |  | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{DD} 33}=3.3 \mathrm{~V}, V \\ & \text { DD18 }=1.8 \mathrm{~V}, \\ & \mathrm{GND}=0 \mathrm{~V} ; \\ & V_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ |

Electrical Characteristics

### 8.4 AC Characteristics

$T_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}, V_{\mathrm{DD} 33}=3.3 \mathrm{~V} \pm 10 \%, V_{\mathrm{DD} 18}=1.8 \mathrm{~V} \pm 10 \%, V_{\mathrm{SS}}=0 \mathrm{~V}$
All inputs are driven to $V_{\mathrm{IH}}=2.4 \mathrm{~V}$ for a logical 1 and to $V_{\mathrm{IL}}=0.4 \mathrm{~V}$ for a logical 0
All outputs are measured at $V_{\mathrm{H}}=2.0 \mathrm{~V}$ for a logical 1 and at $\quad V_{\mathrm{L}}=0.8 \mathrm{~V}$ for a logical 0
The $A C$ testing input/output waveforms are shown in Figure 8-1.


Figure 8-1 Input/Output Waveform for AC Measurements

Table 8-4 Clock Frequencies

| Parameter | Symbol | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |
| Core clock (internal) ${ }^{1)}$ | $f_{\text {int.coreclock }}$ | 25 | 60 | MHz |
| ERC core clock (internal) ${ }^{1}$ |  | 25 | 60 | MHz |
| External core clock source | SYSCLK | 25 | 60 | MHz |
| UTOPIA clocks at PHY-side | UTRXCLKU | $f_{\text {int.corecllock }} / 2$ | MIN <br> $\left\{f_{\text {int. coreclock, }}\right.$ 60 MHz \} | MHz |
|  | UTTXCLKD | $f_{\text {int.corecllock }} / 2$ | MIN <br> $\left\{f_{\text {int. coreclock, }}\right.$ 52 MHz \} | MHz |
| UTOPIA clock at Backplane-side | UTRXCLKD | $f_{\text {int.coreclock }} / 2$ | MIN <br> $\left\{f_{\text {int. coreclock, }}\right.$ <br> 60 MHz \} | MHz |
|  | UTTXCLKU | $f_{\text {int.corecllock }} / 2$ | MIN <br> $\left\{f_{\text {int. coreclock, }}\right.$ 52 MHz \} | MHz |
| SPI Interface clock | SPICLK | derived internally |  |  |
| QCI Interface clock | QCITXCLK | >0 | MIN <br> $\left\{f_{\text {int. core clock, }}\right.$ 60 MHz \} | MHz |
| Clock for external RAM | RAMCLK | $f_{\text {int.coreclock }}$ | $f_{\text {int.coreclock }}$ |  |

ABM-P PXF 4336 V1.1

## Electrical Characteristics

### 8.4.1 Microprocessor Interface Timing Intel Mode

### 8.4.1.1 Microprocessor Write Cycle Timing (Intel)



Figure 8-2 Microprocessor Interface Write Cycle Timing (Intel)
Table 8-5 Microprocessor Interface Write Cycle Timing (Intel)

| No. | Parameter | Limit Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| 1 | MPADR setup time before $\overline{\text { MPCS }}$ low | 0 |  |  | ns |
| 2 | $\overline{\text { MPCS }}$ setup time before MPWR low | 0 |  |  | ns |
| 3 | MPRDY low delay after MPWR low | 0 |  | 20 | ns |
| 4 | MPDAT setup time before $\overline{\text { MPWR }}$ high | 5 |  |  | ns |
| 5 | Pulse width MPRDY low | 4SYSCLK <br> cycles |  | 5 SYSCLK cycles |  |
| 6 | MPRDY high to MPWR high | 5 |  |  | ns |
| 7 | MPDAT hold time after MPWR high | 5 |  |  | ns |
| 8 | $\overline{\text { MPCS }}$ hold time after MPWR high | 5 |  |  | ns |
| 9 | MPADR hold time after MPWR high | 5 |  |  | ns |
| 10 | $\overline{\text { MPCS }}$ low to MPRDY low impedance | 0 |  |  | ns |
| 11 | $\overline{\text { MPCS }}$ high to MPRDY high impedance |  |  | 15 | ns |

## Electrical Characteristics

### 8.4.1.2 Microprocessor Read Cycle Timing (Intel)



Figure 8-3 Microprocessor Interface Read Cycle Timing (Intel)
Table 8-6 Microprocessor Interface Read Cycle Timing (Intel)

| No. | Parameter | Limit Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| 20 | MPADR setup time before $\overline{\text { MPCS }}$ low | 0 |  |  | ns |
| 21 | $\overline{\text { MPCS }}$ setup time before $\overline{\text { MPRD }}$ low | 0 |  |  | ns |
| 22 | MPRDY low delay after $\overline{\text { MPRD }}$ Iow | 0 |  | 20 | ns |
| 23 | Pulse width MPRDY Iow | 4 SYSCLK <br> cycles |  | 5 SYSCLK cycles |  |
| 24 | MPDAT valid before MPRDY high | 5 |  |  | ns |
| 25 | MPRDY high to MPRD high | 5 |  |  | ns |
| 26 | MPDAT hold time after MPRD high | 2 |  |  | ns |
| 27 | $\overline{\text { MPCS }}$ hold time after $\overline{\text { MPRD }}$ high | 5 |  |  | ns |
| 28 | MPADR hold time after MPRD high | 5 |  |  | ns |
| 29 | $\overline{\text { MPRD }}$ low to MPDAT low impedance | 0 |  | 15 | ns |
| 30 | $\overline{\text { MPRD }}$ high to MPDAT high impedance | 0 |  | 17 | ns |
| 31 | $\overline{\text { MPCS }}$ low to MPRDY low impedance | 0 |  |  | ns |
| 32 | MPCS high to MPRDY high impedance |  |  | 15 | ns |

### 8.4.2 Microprocessor Interface Timing Motorola Mode

8.4.2.1 Microprocessor Write Cycle Timing (Motorola)


Figure 8-4 Microprocessor Interface Write Cycle Timing (Motorola)
Table 8-7 Microprocessor Interface Write Cycle Timing (Motorola)

| No. | Parameter | Limit Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| 40 | MPADR setup time before $\overline{\text { MPCS }}$ low | 0 |  |  | ns |
| 41 | $\overline{\mathrm{MPCS}}$ setup time before $\overline{\mathrm{DS}}$ low | 0 |  |  | ns |
| 42 | RDY low delay after $\overline{\mathrm{DS}}$ low | 0 |  | 20 | ns |
| 43 | MPDAT setup time before $\overline{\mathrm{DS}}$ high | 5 |  |  | ns |
| 44 | Pulse width RDY low | 4 SYSCLK cycles |  | 5 SYSCLK cycles |  |
| 45 | RDY high to $\overline{\mathrm{DS}}$ high | 5 |  |  | ns |
| 46 | MPDAT hold time after $\overline{\mathrm{DS}}$ high | 5 |  |  | ns |
| 47 | $\overline{\mathrm{MPCS}}$ hold time after $\overline{\mathrm{DS}}$ high | 5 |  |  | ns |
| 48 | MPADR hold time after $\overline{\text { DS }}$ high | 5 |  |  | ns |
| 51 | $\mathrm{R} / \overline{\mathrm{W}}$ setup time before $\overline{\mathrm{DS}}$ low | 10 |  |  | ns |
| 52 | $\mathrm{R} / \overline{\mathrm{W}}$ hold time after $\overline{\mathrm{DS}}$ high | 0 |  |  | ns |

Table 8-7 Microprocessor Interface Write Cycle Timing (Motorola) (cont'd)

| No. | Parameter | Limit Values |  |  | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min | Typ | Max |  |
| 53 | $\overline{\text { MPCS }}$ low to RDY low impedance | 0 |  |  | ns |
| 54 | $\overline{\text { MPCS }}$ high to RDY high impedance |  |  | 15 | ns |

### 8.4.2.2 Microprocessor Read Cycle Timing (Motorola)



Figure 8-5 Microprocessor Interface Read Cycle Timing (Motorola)
Table 8-8 Microprocessor Interface Read Cycle Timing (Motorola)

| No. | Parameter | Limit Values |  |  | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min | Typ | Max |  |
| 60 | MPADR setup time before $\overline{\text { MPCS }}$ <br> low | 0 |  |  | ns |
| 61 | MPCS setup time before $\overline{\overline{D S}}$ low | 0 |  |  | ns |
| 62 | RDY low delay after $\overline{\overline{D S}}$ low | 0 |  | 20 | ns |
| 63 | Pulse width RDY low | 4 SYSCLK <br> cycles |  | 5 SYSCLK <br> cycles |  |
| 64 | MPDAT valid before RDY high | 5 |  |  | ns |
| 65 | RDY high to $\overline{\mathrm{DS}}$ high | 5 |  |  | ns |

ABM-P PXF 4336 V1.1

Electrical Characteristics
Table 8-8 Microprocessor Interface Read Cycle Timing (Motorola) (cont'd)

| No. | Parameter | Limit Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| 66 | MPDAT hold time after $\overline{\mathrm{DS}}$ high | 2 |  |  | ns |
| 67 | $\overline{\text { MPCS }}$ hold time after $\overline{\mathrm{DS}}$ high | 5 |  |  | ns |
| 68 | MPADR hold time after $\overline{\mathrm{DS}}$ high | 5 |  |  | ns |
| 69 | $\overline{\mathrm{DS}}$ low to MPDAT low impedance | 0 |  | 15 | ns |
| 70 | $\overline{\mathrm{DS}}$ high to MPDAT high impedance | 0 |  | 17 | ns |
| 71 | $\mathrm{R} / \overline{\mathrm{W}}$ setup time before $\overline{\mathrm{DS}}$ low | 10 |  |  | ns |
| 72 | $\mathrm{R} / \overline{\mathrm{W}}$ hold time after $\overline{\mathrm{DS}}$ high | 0 |  |  | ns |
| 73 | $\overline{\text { MPCS }}$ low to RDY low impedance | 0 |  |  | ns |
| 74 | $\overline{\text { MPCS }}$ high to RDY high impedance |  |  | 15 | ns |

ABM-P PXF 4336 V1.1

Electrical Characteristics

### 8.4.3 UTOPIA Interface

The AC characteristics of the UTOPIA Interface fulfill the standard of [3] and [4]. Setup and hold times of the 50 MHz UTOPIA Specification are valid. According to the UTOPIA Specification, the AC characteristics are based on the timing specification for the receiver side of a signal. The setup and the hold times are defined with regards to a positive clock edge, see Figure 8-6.
Taking into account the actual clock frequency (up to the maximum frequency), the corresponding (min. and max.) transmit side "clock to output" propagation delay specifications can be derived. The timing references (tT5 to tT12) are according to the data found in Table 8-9 through Table 8-12.

Note: The UTOPIA Receive Interface backplane-side is optimized for operation up to 60 MHz UTOPIA clock frequency to achieve a speed-up factor of 1.25 in bandwidth accepted from the backplane (respective values provided in brackets).


Figure 8-6 Setup and Hold Time Definition (Single- and Multi-PHY)
Figure 8-7 shows the tristate timing for the multi-PHY application (multiple PHY devices, multiple output signals are multiplexed together).


Figure 8-7 Tristate Timing (Multi-PHY, Multiple Devices Only)

ABM-P PXF 4336 V1.1

## Electrical Characteristics

In the following tables, $A \Rightarrow P$ (column DIR, Direction) defines a signal from the ATM Layer (transmitter, driver) to the PHY Layer (receiver), $\mathrm{A} \Leftarrow \mathrm{P}$ defines a signal from the PHY Layer (transmitter, driver) to the ATM Layer (receiver).
Both UTOPIA Interfaces (PHY-side and Backplane-side) can be configured in either Slave or Master Mode. If configured in Master Mode, the interface is considered to be the ATM Layer device (A) and if configured in Slave Mode, the interface is considered to be the PHY Layer device ( P ) respectively.

All timings also apply to UTOPIA Level 18 -bit data bus operation.
Table 8-9 Transmit Timing (16-Bit Data Bus, 50 MHz Cell Mode, Single PHY)

| No. | Signal Name | DIR | Description | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 80 | UTXCLKD, UTXCLKU | A>P | TxClk frequency (nominal) | 0 | 52 | MHz |
| 81 |  |  | TxClk duty cycle | 40 | 60 | \% |
| 82 |  |  | TxClk peak-to-peak jitter | - | 5 | \% |
| 83 |  |  | TxClk rise/fall time | - | 2 | ns |
| 84 | UTXDATD, UTXDATU, UTXPRTYD, UTXPRTYU, UTXSOCD, UTXSOCU, UTXENBD, UTXENBU | A>P | Input setup to TxClk | 4 | - | ns |
| 85 |  |  | Input hold from TxCIk | 1 | - | ns |
| 86 | UTXCLAVD, UTXCLAVU | A<P | Input setup to TxClk | 4 | - | ns |
| 87 |  |  | Input hold from TxClk | 1 | - | ns |

Table 8-10 Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Single PHY)

| No. | Signal Name | DIR | Description | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 80 | URXCLKD, URXCLKU | A $>P$ | RxClk frequency (nominal) URXCLKD: URXCLKU: | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{array}{\|l} 60 \\ 52 \end{array}$ | MHz |
| 81 |  |  | RxCIk duty cycle | 40 | 60 | \% |
| 82 |  |  | RxClk peak-to-peak jitter | - | 5 | \% |
| 83 |  |  | RxClk rise/fall time | - | 2 | ns |

Table 8-10 Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Single PHY)

| No. | Signal Name | DIR | Description | Limit Values |  | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Min | Max |  |  |
| 84 | $\overline{\text { URXENBD, }}$, | A>P | Input setup to RxClk | 4 | - | ns |
| 85 | $\overline{\text { URXENBU }}$ |  |  |  |  |  |

Table 8-11 Transmit Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY)

| No. | Signal Name | DIR | Description | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 80 | UTXCLKD, UTXCLKU | A>P | TxClk frequency (nominal) | 0 | 52 | MHz |
| 81 |  |  | TxClk duty cycle | 40 | 60 | \% |
| 82 |  |  | TxClk peak-to-peak jitter | - | 5 | \% |
| 83 |  |  | TxClk rise/fall time | - | 2 | ns |
| 84 | UTXDATD, UTXDATU, UTXPRTYD, UTXPRTYU, UTXSOCD, UTXSOCU, UTXENBD, UTXENBU, UTXADRD, UTXADRU | A>P | Input setup to TxClk | 4 | - | ns |
| 85 |  |  | Input hold from TxClk | 1 | - | ns |

## Electrical Characteristics

Table 8-11 Transmit Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY)

| No. | Signal Name | DIR | Description | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 86 | UTXCLAVD, UTXCLAVU | A<P | Input setup to TxClk | 4 | - | ns |
| 87 |  |  | Input hold from TxClk | 1 | - | ns |
| 88 |  |  | Signal going low impedance to TxCLK | 4 | - | ns |
| 89 |  |  | Signal going high impedance to TxCLK | 0 | - | ns |
| 90 |  |  | Signal going low impedance from TxCLK | 1 | - | ns |
| 91 |  |  | Signal going high impedance from TxCLK | 1 | - | ns |

Table 8-12 Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY)

| No. | Signal Name | DIR | Description | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 80 | URXCLKD, URXCLKU | A>P | RxClk frequency (nominal) URXCLKD: URXCLKU: | $\left\lvert\, \begin{array}{l\|l} 0 \\ 0 \end{array}\right.$ | $\begin{aligned} & 60 \\ & 52 \end{aligned}$ | MHz |
| 81 |  |  | RxClk duty cycle | 40 | 60 | \% |
| 82 |  |  | RxClk peak-to-peak jitter | - | 5 | \% |
| 83 |  |  | RxClk rise/fall time | - | 2 | ns |
| 84 | $\overline{\text { URXENBD }}$, URXENBU, URXADRD, URXADRU | A>P | Input setup to RxClk | 4 | - | ns |
| 85 |  |  | Input hold from RxClk | 1 | - | ns |

ABM-P PXF 4336 V1.1

Electrical Characteristics
Table 8-12 Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY)

| No. | Signal Name | DIR | Description | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 86 | URXDATD, URXDATU, URXPRTYD, URXPRTYU, URXSOCD, URXSOCU, URXCLAVD, URXCLAVU | A<P | Input setup to RxClk | 4 | - | ns |
| 87 |  |  | Input hold from RxClk | 1 | - | ns |
| 88 |  |  | Signal going low impedance to RxCLK | 4 | - | ns |
| 89 |  |  | Signal going high impedance to RxCLK | 0 | - | ns |
| 90 |  |  | Signal going low impedance from RxCLK | 1 | - | ns |
| 91 |  |  | Signal going high impedance from RxCLK | 1 | - | ns |

Note: The setup and hold times for receive Interfaces deviate for non-standard 60 MHz operation. Timings are provided on request.

## Electrical Characteristics

### 8.4.4 CPR SSRAM Interface

Timing of the Synchronous Static RAM Interfaces is simplified as all signals are referenced to the rising edge of RAMCLK. In Figure 8-8, it can be seen that all signals output by the ABM-P have identical delay times with reference to the clock. When reading from the RAM, the ABM-P samples the data within a window at the rising clock edge.


Figure 8-8 SSRAM Interface Generic Timing Diagram

Table 8-13 SSRAM Interface AC Timing Characteristics

| No. | Parameter | Limit Values |  |  | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min | Typ | Max |  |
| 100 | $T_{\text {RAMCLK: }}$ Period RAMCLK | 16.7 |  |  | ns |
| 100 A | $F_{\text {RAMCLK: }}$ Frequency RAMCLK |  |  | 60 | MHz |
| 101 | Setup time $\overline{\text { CPRADSC, }}$ <br> CPRADR(18:0), $\overline{\text { CPRGW }}, \overline{\text { CPROE }}$ <br> before RAMCLK rising | 2.5 |  |  | ns |
| 102 | Hold time $\overline{\text { CPRADSC, CPRADR(18:0), }}$ <br> CPRGW, $\overline{\text { CPROE after RAMCLK rising }}$ | 1.5 |  |  | ns |
| 103 | Delay CPRDAT Output after RAMCLK <br> rising | 2.5 |  | 11 | ns |
| 104 | Setup time CPRDAT Input before CLK <br> rising (Read cycles) | 2.5 |  |  | ns |
| 105 | Hold time CPRDAT Input after CLK ris- <br> ing (Read cycles) | 1.5 |  |  | ns |

ABM-P PXF 4336 V1.1

## Electrical Characteristics

### 8.4.5 CSR SDRAM Interface(s)

Timing of the Synchronous Dynamic RAM (SDRAM) Interface is simplified as all signals are referenced to the rising edge of RAMCLK. In Figure 8-9, it can be seen that all signals output by the ABM-P have identical delay times with reference to the clock. When reading from RAM, the ABM-P samples the data within a window at the rising clock edge.


Figure 8-9 Generic SDRAM Interface Timing Diagram

Table 8-14 SDRAM Interface AC Timing Characteristics

| No. | Parameter | Limit Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| 110 | $T_{\text {RAMCLK }}$ : Period RAMCLK | 16.7 |  |  | ns |
| 110A | $F_{\text {RAMCLK }}$ : Frequency RAMCLK |  |  | 60 | MHz |
| 111 | Setup time <br> CSRADRi(13:0), $\overline{\text { CSRCSi }} \overline{\text { CSRRASi }} \overline{\text { CSRCASi }}$, CSRWEi, CSRBAiO, CSRBAi1 before RAMCLK rising | 2.5 |  |  | ns |
| 112 | Hold time CSRADRi(13:0), $\overline{\text { CSRCSi }} \overline{\text { CSRRASi }} \overline{\text { CSRCASi }}$, CSRWEi, CSRBAiO, CSRBAi1 after RAMCLK rising | 1.5 |  |  | ns |
| 113 | Delay CSRDATi Output after RAMCLK rising | 3 |  | 6.5 | ns |
| 114 | Setup time CSRDATi Input before RAMCLK rising (Read cycles) | 2.5 |  |  | ns |
| 115 | Hold time CSRDATi Input after RAMCLK rising (Read cycles) | 1.5 |  |  | ns |
| Data Sheet 414 |  | 2001-12-17 |  |  |  |

ABM-P PXF 4336 V1.1

Electrical Characteristics

### 8.4.6 Reset Timing



Figure 8-10 Reset Timing
Table 8-15 Reset Timing

| No. | Parameter | Limit Values |  | Unit |
| :--- | :--- | :--- | :--- | :--- |
|  |  | min. | max. |  |
| 150 | RESET pulse width | 120 |  | ns |
| 151 | Number of SYSCLK cycles during | 2 |  | SYSCLK <br> cycles |

Note: $\overline{R E S E T}$ may be asynchronous to CLK when asserted or deasserted. $\overline{\text { RESET }}$ may be asserted during power-up or asserted after power-up. Nevertheless, deassertion must be at a clean, bounce-free edge.

ABM-P PXF 4336 V1.1

Electrical Characteristics

### 8.4.7 Boundary-Scan Test Interface



Figure 8-11 Boundary-Scan Test Interface Timing Diagram

Table 8-16 Boundary-Scan Test Interface AC Timing Characteristics

| No. | Parameter | Limit Values |  | Unit |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min | Typ | Max |  |
| 160 | $T_{\text {TCK: }}$ Period TCK | 100 |  |  | ns |
| 160 A | $F_{\text {TCK }}$ : Frequency TCK |  |  | 10 | MHz |
| 161 | TCK high time | 40 |  |  | ns |
| 162 | TCK low time | 40 |  |  | ns |
| 163 | Setup time TMS before TCK rising | 10 |  |  | ns |
| 164 | Hold time TMS after TCK rising | 10 |  |  | ns |
| 165 | Setup time TDI before TCK rising | 10 |  |  | ns |
| 166 | Hold time TDI after TCK rising | 10 |  |  | ns |
| 167 | Delay TCK falling to TDO valid |  |  | 30 | ns |
| 167 A | Delay TCK falling to TDO high impedance |  |  | 30 | ns |
| 168 | Pulse width TRST low | 200 |  |  | ns |

ABM-P PXF 4336 V1.1

Electrical Characteristics

### 8.4.8 SPI Interface



Figure 8-12 SPI Interface Timing Diagram
Table 8-17 SPI Interface AC Timing Characteristics

| No. | Parameter | Limit Values |  |  | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min | Typ | Max |  |
| 200 | SPICS low to SPICLK delay | 500 |  |  | ns |
| 201 | SPICLK to $\overline{\text { SPICS delay }}$ | 500 |  |  | ns |
| 202 | SPICLK high time | 500 |  |  | ns |
| 203 | SPICLK low time | 500 |  |  | ns |
| 204 | SPICS low to SPISO delay |  |  | 100 | ns |
| 205 | SPICLK to SPISO delay |  |  | 100 | ns |
| 206 | SPISI to SPICLK setup time | 100 |  |  | ns |
| 207 | SPISI to SPICLK hold time | 100 |  |  | ns |

### 8.4.9 Queue Congestion Interface (QCI)



Figure 8-13 QCI Interface Timing Diagram
Table 8-18 QCI Interface AC Timing Characteristics

| No. | Parameter | Limit Values |  |  | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min | Typ | Max |  |
| 250 | $T_{\text {QCICLK: }}$ Period QCICLK | 15.15 |  |  | ns |
| 250 A | $F_{\text {QCICLK: }}$ Frequency QCICLK |  |  | 60 | MHz |
| 251 | QCICLK low time | 7 |  |  | ns |
| 252 | QCICLK high time | 7 |  |  | ns |
| 253 | Setup time QCITXFRAME before <br> QCICLK rising | 4 |  |  | ns |
| 254 | Hold time QCITXFRAME after <br> QCICLK rising | 4 |  |  | ns |
| 255 | Setup time QCITXDAT before <br> QCICLK rising | 4 |  |  | ns |
| 256 | Hold time QCITXDAT after <br> QCICLK rising | 3 |  |  | ns |

ABM-P PXF 4336 V1.1

Electrical Characteristics

### 8.5 Capacitances

Table 8-19 Capacitances

| Parameter | Symbol | Limit Values |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |
| Input Capacitance | $C_{\text {IN }}$ | 2.5 | 5 | pF |
| Output Capacitance | $C_{\mathrm{OUT}}$ | 2 | 5 | pF |
| Load Capacitance at: |  |  |  |  |
| UTOPIA Outputs | $C_{\mathrm{FO} 1}$ |  | 40 | pF |
| MPDAT(15:0), MPRDY | $C_{\mathrm{FO} 2}$ |  | 50 | pF |
| other outputs | $C_{\mathrm{FO} 3}$ |  | 20 | pF |

8.6 Package Characteristics

Table 8-20 Thermal Package Characteristics

| Parameter <br> Thermal Package Resistance Junction to Ambient |  | Symbol | Value | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Airflow Ambient Temperature    <br> No airflow $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $\mathrm{R}_{\mathrm{JA}(0,25)}$ 21,1 ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> Airflow 200 Ifpm $=1 \mathrm{~m} / \mathrm{s}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $\mathrm{R}_{\mathrm{JA}(0,25)}$ 17,7 ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> Airflow 500 Ifpm $=2.5 \mathrm{~m} / \mathrm{s}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $\mathrm{R}_{\mathrm{JA}(0,25)}$ 16,3 ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |  |

ABM-P PXF 4336 V1.1

Test Mode

## $9 \quad$ Test Mode

A Test Access Port (TAP) is implemented in the ABM-P. The essential part of the TAP is a finite state machine ( 16 states) controlling the different operational modes of the boundary scan. Both the TAP controller and boundary scan meet the requirements given by the JTAG standard: IEEE 1149.1. Figure 9-1 gives an overview about the TAP controller.


Figure 9-1 Block Diagram of Test Access Port and Boundary Scan Unit
If no boundary scan operation is planned, TRST must be connected with $\mathrm{V}_{\text {SS }}$. TMS and TDI do not need to be connected since pull-up transistors ensure high input levels in this case. Nevertheless, it is good practice to set the unused inputs to defined levels.
In this case, if the JTAG is not used:
TMS = TCK = ' 1 ' is recommended.
Test handling (boundary scan operation) is performed via the pins TCK (Test Clock), TMS (Test Mode Select), TDI (Test Data Input), and TDO (Test Data Output) when the TAP controller is not in its reset state; i.e., TRST is connected to $V_{\text {DD3 }}$ or it remains unconnected due to its internal pull up. Test data at TDI are loaded with a clock signal connected to TCK. ' 1 ' or ' 0 ' on TMS causes a transition from one controller state to another; constant ' 1 ' on TMS leads to normal operation of the chip.
An Input pin (I) uses one boundary scan cell (data in); an Output pin (O) uses two cells (data out, enable); and an I/O-pin (I/O) uses three cells (data in, data out, enable). Note that most functional output and input pins of the ABM-P are tested as I/O pins in boundary scan, thus using three cells. The boundary scan unit of the ABM-P contains a

| $\substack{\text { Infineon } \\ \text { technologies }}$ |
| ---: |
| PXF 4BM-P |
| 4336 V1.1 |

total of $n=572$ scan cells. The desired test mode is selected by serially loading a 4-bit instruction code into the instruction register via TDI (LSB first).
EXTEST is used to examine the interconnection of the devices on the board. In this test mode, at first all input pins capture the current level on the corresponding external interconnection line, whereas all output pins are held at constant values (' 0 ' or ' 1 '). Then, the contents of the boundary scan are shifted to TDO. At the same time the next scan vector is loaded from TDI. Subsequently all output pins are updated according to the new boundary scan contents and all input pins again capture the current external level afterwards, and so on.
INTEST supports internal testing of the chip; i.e., the output pins capture the current level on the corresponding internal line whereas all input pins are held on constant values (' 0 ' or ' 1 '). The resulting boundary scan vector is shifted to TDO. The next test vector is serially loaded via TDI. Then, all input pins are updated for the following test cycle.
SAMPLE/PRELOAD is a test mode which provides a snapshot of pin levels during normal operation.
IDCODE: A 32-bit identification register is serially read out via TDO. It contains the version number ( 4 bits), the device code ( 16 bits) and the manufacturer code ( 11 bits). The LSB is fixed to ' 1 '.

## Standard Mode

The ID code field is set to:
Version : $1_{\mathrm{H}}$

Part Number : 07FO ${ }_{H}$
Manufacturer : $083_{\mathrm{H}}$ (including LSB, which is fixed to ' 1 ')

## Alternate Mode

The ID code field is set to
Version $\quad: 1_{\mathrm{H}}$

Part Number : $07 \mathrm{FO}_{\mathrm{H}}$
Manufacturer : $083_{\mathrm{H}}$ (including LSB, which is fixed to '1')
Note: Since in test logic reset state the code ' 0011 ' is automatically loaded into the instruction register, the ID code can easily be read out in shift DR state.
BYPASS: A bit entering TDI is shifted to TDO after one TCK clock cycle.
CLAMP allows the state of signals driven from component pins to be determined from the boundary-scan register while the bypass register is selected as the serial path between TDI and TDO. Signals driven from the ABM-P will not change while the CLAMP instruction is selected.

HIGHZ places all of the system outputs in an inactive drive state.

ABM-P PXF 4336 V1.1

Package Outlines

## 10 Package Outlines

P-BGA-456
(Plastic Ball Grid Array Package)


Index Marking and comer design may dffer from view shown

## Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".
SMD = Surface Mounted Device

| $\substack{\text { Infineon } \\ \text { technologies }}$ |
| ---: |
| PXF 4BM-P |
| Glossary |

11 Glossary

| AAL | ATM Adaptation Layer |
| :--- | :--- |
| ABM | ATM Buffer Manager device, PXB 4330E |
| ABM-P | ATM Buffer Manager device, PXF 4336 |
| ABR | Available Bit Rate |
| ALP | ATM Layer Processor device, PXB 4350 E |
| AOP | ATM OAM Processor device, PXB 4340 E |
| ATM | Asynchronous Transfer Mode |
| BIST | Built-In Self Test |
| CAC | Connection Acceptance Control |
| CAME | Content Addressable Memory Element device, PXB 4360 E |
| CBR | Constant Bit Rate |
| CDV | Cell Delay Variation |
| CI/NI | Congestion Indication/No Increase |
|  | (ABR connections: 2 Bits of a RM cell) |
| CLP | Cell Loss Priority of standardized ATM cell |
| CRC | Cyclic Redundancy Check |
| DBA | Dynamic Bandwidth Allocation |
| DSLAM | Digital Subscriber Line Access Multiplexer |
| dword | double word (32 bits) |
| EFCI | Explicit Forward Congestion Indication |
|  | (ABR connections: Header-Bit of a data cell) |
| EPD | Early Packet Discard |
| ER | Explicit Rate (ABR) |
| FIFO | First-In-First-Out buffer |
| GFR | Guaranteed Frame Rate |
| I/O | Input/Output |
| ITU-T | International Telecommunications Union-Telecommunications |
| LCI | standardization sector |
| LIC | Local Connection Identifier |
| Line Interface Card or Line Interface Circuit |  |
| Last-In-First-Out buffer |  |


| LSB | Least Significant Bit |
| :---: | :---: |
| MBS | Maximum Burst Size |
| MCR | Minimum Cell Rate |
| MSB | Most Significant Bit |
| OAM | Operation And Maintenance |
| PCR | Peak Cell Rate |
| PHY | PHYsical Line Port |
| PPD | Partial Packet Discard |
| PTI | Payload Type Indication field of standardized ATM cell |
| QID | Queue IDentifier |
| QoS | Quality of Service |
| RAM | Random Access Memory |
| RM | Resource Management Cell (ABR connections) |
| RSC | Reactive Switch Control (ABR) |
| SCR | Sustainable Cell Rate |
| SDRAM | Synchronous Dynamic Random Access Memory |
| SID | Scheduler IDentifier |
| SSRAM | Synchronous Static Random Access Memory |
| TM | Traffic Management |
| UBR | Unspecified Bit Rate |
| UTOPIA | Universal Test and OPeration Interface for ATM |
| VBR-nrt | Variable Bit Rate - non real time |
| VBR-rt | Variable Bit Rate - real time |
| VC- | Virtual Channel specific |
| VCC | Virtual Channel Connection |
| VCl | Virtual Channel Identifier of standardized ATM cell |
| VP- | Virtual Path specific |
| VPC | Virtual Path Connection |
| VPI | Virtual Path Identifier of standardized ATM cell |
| VS/VD | Virtual Source / Virtual Destination (ABR) |
| WFQ | Weighted Fair Queueing |
| word | 16 bits |

Infineon goes for Business Excellence
"Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results.
Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction."

Dr. Ulrich Schumacher
http://www.infineon.com

Published by Infineon Technologies AG


[^0]:    In summary, the Queue Scheduler calculates a QID for each cell emission opportunity.

[^1]:    Trm To be set in register "ERCCONF1" on Page 340 Granularity 100 ms , value: $100 \mathrm{~ms}^{*} 2^{\wedge}(-T r m)$, range: $\left(2^{\wedge}(-7) . .2^{\wedge} 0\right)$ * 100 ms

    Nrm Provided to ERC unit via mailbox
    (CacheVarWrite: Command=0x8, see Section 3.5.2.3).
    CDF Provided to ERC unit via mailbox
    (CacheVarWrite:Command=0x8, see Section 3.5.2.3).

