

Data Sheet

September 12, 2005

FN2473.3

Radiation Hardened Inverting 3-to-8 Line Decoder/Demultiplexer

intercil

The Intersil HCS138MS is a Radiation Hardened 3-to-8 line Decoder/Demultiplexer. The outputs are active in the low state. Two active low and one active high enables ($\overline{E1}$, $\overline{E2}$, E3) are provided. If the device is enabled, the binary inputs (A0, A1, A2) determine which one of the eight normally high outputs will go to a low logic level.


The HCS138MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

The HCS138MS is supplied in a 16 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).


Pinouts



TOP VIEW








Features

- 3 Micron Radiation Hardened SOS CMOS
- · Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm²/mg
- Single Event Upset (SEU) Immunity < 2 x 10⁻⁹ Errors/Bit-Day (Typ)
- Latch-Up Free Under Any Conditions
- Fanout (Over Temperature Range)
 Standard Outputs 10 LSTTL Loads
- Military Temperature Range: -55°C to +125°C
- · Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- Input Logic Levels
 - VIL = 0.3 VCC Max
 - VIH = 0.7 VCC Min
- Input Current Levels Ii $\leq 5\mu A$ at VOL, VOH

Ordering Information

PART NUMBER	TEMP RANGE	SCREENING LEVEL	PACKAGE
HCS138DMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead SBDIP
HCS138KMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead Ceramic Flatpack
HCS138HMSR	+25°C	Die	Die

Functional Diagram



TRU	ІТН	TAR	

		INP	UTS										
	ENABLE								OUTI	PUTS			
E3	E2	E1	A2	A1	A0	Y0	Y1	<u>Y2</u>	<u>Y3</u>	Y4	¥5	Y6	¥7
Х	х	н	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	х	х	Х	Х	х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Н	х	Х	Х	х	н	Н	н	н	Н	н	н	Н
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	Н	Н	Н	Н	L	Н	н	Н
Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	н	н	Н	н	Н	Н	н	L

H = High Level, L = Low Level, X = Don't Care

Absolute Maximum Ratings

Supply Voltage (VCC)0.5V to +7.0V
Input Voltage Range, All Inputs
DC Input Current, Any One Input±10mA
DC Drain Current, Any One Output±25mA
(All Voltage Reference to the VSS Terminal)
Storage Temperature Range (TSTG)65°C to +150°C
Lead Temperature (Soldering 10sec)+265°C
Junction Temperature (TJ)+175°C
ESD Classification

Reliability Information

Thermal Resistance SBDIP Package	θ _{JA} 73°C/W 114°C/W	θ _{JC} 24°C/W 29°C/W
Ceramic Flatpack Package		
Maximum Package Power Dissipation at +12	5°C Ambien	t
SBDIP Package		0.68W
Ceramic Flatpack Package		
If device power exceeds package dissipati	on capabilit	y, provide
heat sinking or derate linearly at the following	rate:	
SBDIP Package	1	3.7mW/ºC
Ceramic Flatpack Package		

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation..

Operating Conditions

Supply Voltage	
Input Rise and Fall Times at VCC = 4.5V (TR, TF) 500ns Max	
Operating Temperature Range (T _A)55°C to +125°C	

GROUP A LIMITS SUBGRO (NOTE 1) PARAMETER SYMBOL CONDITIONS UPS TEMPERATURE MIN MAX UNITS Quiescent Current ICC +25°C μΑ VCC = 5.5V. 1 40 _ VIN = VCC or GND 2, 3 +125°C, -55°C 750 μΑ _ Output Current (Sink) VCC = 4.5V. VIH = 4.5V. IOL 1 +25°C 7.2 mΑ _ VOUT = 0.4V, VIL = 0V2.3 +125°C, -55°C 6.0 mΑ Output Current IOH VCC = 4.5V, VIH = 4.5V, +25°C -7.2 1 mΑ (Source) VOUT = VCC -0.4V, +125°C, -55°C VIL = 0V2.3 -6.0 mΑ VOL +25°C, +125°C, -55°C V VCC = 4.5V, VIH = 3.15V, 1, 2, 3 **Output Voltage Low** 01 _ $IOL = 50 \mu A$, VIL = 1.35 VVCC = 5.5V, VIH = 3.85V, 1, 2, 3 +25°C, +125°C, -55°C 0.1 V _ $IOL = 50 \mu A$, VIL = 1.65 VVOH vcc **Output Voltage High** VCC = 4.5V, VIH = 3.15V, 1, 2, 3 +25°C, +125°C, -55°C V _ IOH = -50µA, VIL = 1.35V -0.1 VCC V VCC = 5.5V, VIH = 3.85V, 1, 2, 3 +25°C, +125°C, -55°C _ IOH = -50µA, VIL = 1.65V -0.1 Input Leakage IIN VCC = 5.5V, VIN = VCC or +25°C ±0.5 1 μΑ Current GND 2, 3 +125°C, -55°C ± 5.0 μΑ Noise Immunity VCC = 4.5V,7, 8A, 8B +25°C, +125°C, -55°C FN **Functional Test** VIH = 0.70(VCC),VIL = 0.30(VCC) (Note 2)

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTES:

1. All voltages reference to device GND.

2. For functional tests VO \geq 4.0V is recognized as a logic "1", and VO \leq 0.5V is recognized as a logic "0".

intersil

		(NOTES 1, 2)	GROUP A SUBGRO		LIN	IITS	
PARAMETER	SYMBOL	CONDITIONS	UPS	TEMPERATURE	MIN	MAX	UNITS
Address to Output	TPLH	VCC = 4.5V	9	+25°C	2	28	ns
			10, 11	+125°C, -55°C	2	34	ns
	TPHL	VCC = 4.5V	9	+25°C	2	28	ns
			10, 11	+125°C, -55°C	2	34	ns
Enable to Output	TPLH	VCC = 4.5V	9	+25°C	2	27	ns
			10, 11	+125°C, -55°C	2	33	ns
	TPHL	VCC = 4.5V	9	+25°C	2	27	ns
			10, 11	+125°C, -55°C	2	33	ns

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTES:

1. All voltages referenced to device GND.

2. AC measurements assume RL = 500Ω , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC.

TABLE 3.	ELECTRICAL PERFORMANCE CHARACTERISTICS	

					LIMITS		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Capacitance Power Dissipation	CPD	VCC = 5.0V, f = 1MHz	1	+25°C	-	78	pF
Dissipation			1	+125°C	-	113	pF
Input Capacitance	CIN	VCC = 5.0V, f = 1MHz	1	+25°C	-	10	pF
			1	+125°C	-	10	pF
Output Transition Time	TTHL TTLH	VCC = 4.5V	1	+25°C	-	15	ns
Time	11211		1	+125°C	-	22	ns

NOTE:

1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

		(NOTES 1, 2)		200K RAD LIMITS		
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.75	mA
Output Current (Sink)	IOL	VCC = 4.5V, VIN = VCC or GND, VOUT = 0.4V	+25°C	6.0	-	mA
Output Current (Source)	IOH	VCC = 4.5V, VIN = VCC or GND, VOUT = VCC -0.4V	+25°C	-6.0	-	mA

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

4 intersil

				200K LIN		
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Output Voltage Low	VOL	VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOL = $50\mu A$	+25°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOH = -50μA	+25°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μA
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), (Note 3)	+25°C	-	-	-
Address to Output	TPLH	VCC = 4.5V	+25°C	2	34	ns
	TPHL	VCC = 4.5V	+25°C	2	34	ns
Enable to Output	TPLH	VCC = 4.5V	+25°C	2	33	ns
	TPHL	VCC = 4.5V	+25°C	2	33	ns

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

NOTES:

1. All voltages referenced to device GND.

- 2. AC measurements assume RL = 500Ω, CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC.
- 3. For functional tests VO \ge 4.0V is recognized as a logic "1", and VO \le 0.5V is recognized as a logic "0".

TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour

TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
Interim Test I (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
Interim Test II (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test III (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B	Subgroup B-5	Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
	Subgroup B-6	Sample/5005	1, 7, 9	
Group D		Sample/5005	1, 7, 9	

NOTE:

1. Alternate group A inspection in accordance with method 5005 of MIL-STD-883 may be exercised.

intersil

TABLE 7. TOTAL DOSE IRRADIATION

		TEST		READ ANI	RECORD
CONFORMANCE GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)

NOTE:

1. Except FN test which will be performed 100% Go/No-Go.

TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCIL	LATOR
OPEN	GROUND	1/2 VCC = 3V \pm 0.5V	VCC = 6V \pm 0.5V	50kHz	25kHz
STATIC BURN-IN I TEST CONNECTIONS (Note 1)					
7, 9 - 15	1 - 6, 8		16		
STATIC BURN-IN II TEST CONNECTIONS (Note 1)					
7, 9 - 15	8	-	1 - 6, 16	-	-
DYNAMIC BURN-IN TEST CONNECTIONS (Note 2)					
-	4, 5, 8	7, 9 - 15	3, 6, 16	2	1

NOTES:

2. Each pin except VCC and GND will have a resistor of $680\Omega\pm5\%$ for dynamic burn-in

TABLE 9. IRRADIATION TEST CONNECTIONS

OPEN	GROUND	VCC = 5V \pm 0.5V
7, 9 - 15	8	1 - 6, 16

NOTE: Each pin except VCC and GND will have a resistor of 47K $\Omega \pm 5\%$ for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

^{1.} Each pin except VCC and GND will have a resistor of $10 \text{K}\Omega \pm 5\%$ for static burn-in


Intersil Space Level Product Flow - 'MS'

•	
Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)	100% Interim Electrical Test 1 (T1)
	100% Delta Calculation (T0-T1)
GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects	100% Static Burn-In 2, Condition A or B, 24 hrs. min., +125°C min., Method 1015
100% Nondestructive Bond Pull, Method 2023	100% Interim Electrical Test 2 (T2)
Sample - Wire Bond Pull Monitor, Method 2011	100% Delta Calculation (T0-T2)
Sample - Die Shear Monitor, Method 2019 or 2027	100% PDA 1, Method 5004 (Notes 1and 2)
100% Internal Visual Inspection, Method 2010, Condition A	100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or
100% Temperature Cycle, Method 1010, Condition C,	Equivalent, Method 1015
10 Cycles	100% Interim Electrical Test 3 (T3)
100% Constant Acceleration, Method 2001, Condition per	100% Delta Calculation (T0-T3)
Method 5004	100% PDA 2, Method 5004 (Note 2)
100% PIND, Method 2020, Condition A	100% Final Electrical Test
100% External Visual	100% Fine/Gross Leak, Method 1014
100% Serialization	
100% Initial Electrical Test (T0)	100% Radiographic, Method 2012 (Note 3)
100% Static Burn-In 1, Condition A or B, 24 hrs. min.,	100% External Visual, Method 2009
$+125^{\circ}$ C min., Method 1015	Sample - Group A, Method 5005 (Note 4)
	100% Data Package Generation (Note 5)

NOTES:

- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
 - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
 - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
 - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
 - X-Ray report and film. Includes penetrometer measurements.
 - Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
 - Lot Serial Number Sheet (Good units serial number and lot number).
 - Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
 - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.


AC Timing Diagrams



AC VOLTAGE LEVELS

PARAMETER	HCS	UNITS
VCC	4.50	V
VIH	4.50	V
VS	2.25	V
VIL	0	V
GND	0	V

AC Load Circuit



Die Characteristics

DIE DIMENSIONS: 85 x 101 mils

METALLIZATION:

Type: SiAl Metal Thickness: 11kÅ ± 1kÅ

GLASSIVATION:

Type: SiO₂ Thickness: $13k\dot{A} \pm 2.6k\dot{A}$


WORST CASE CURRENT DENSITY:

<2.0 x 10⁵A/cm²

BOND PAD SIZE:

100μm x 100μm 4 x 4 mils

Metallization Mask Layout



NOTE: The die diagram is a generic plot from a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCS138 is TA14361A.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

