

Features

Serial Interface Feature

- Four independent full-duplex HDLC channels
 - Flag generation and detection
 - Zero insertion and deletion
 - CRC generation and detection
 - Check for abort
- Independent time-slot assignment for each channel
- ISDN Oriented Mode (IOM)
- Provides FIFO up to 64 bytes each for Transmit and Receive
- Supports bus configurations by collision resolution
- Address recognition
- Data rate up to 4Mb/s

Microprocessor Interface Feature

- 8-bit demultiplexed and multiplexed bus interface
- Suitable for Intel and Motorola microprocessor
- Available package: 44-pin-PLCC

Application

- Communication multiplexers
- Peripheral ISDN line cards
- Packet handlers
- X.25 packet switching devices

Ordering Information

Part No.	Package
PT7A6527JE	Lead free and Green 44-pin PLCC

Description

The ISDN Digital Exchange Controller PT7A6527 is a serial HDLC data communication circuit with four independent channels. Its telecommunication specific features make it especially suited for use in variable data rate PCM systems. In addition, the device contains sophisticated switching functions and it implements automatic contention resolution between packet data from different sources. It can

- Receive and transmit the HDLC data packets in a time division multiplex bit stream.
- Implement the basic HDLC functions of the layer-2 protocol, including address recognition.
- Interface the data packets to the microprocessor bus.


 Internal FIFO is employed to store the data packets.
- Switch data between serial interfaces.
- Implement different types of collision resolution.
- Perform test function.

Two basic configuration and four operation modes:

- Quad connection configuration: the four HDLC channels (A-D) are connected to individual time multiplexed communication lines respectively.
 - Two Quad Connection operation modes:
- Time slot mode: time slotted highway with programmable time slots
- Common control mode: communication line marked by an external strobe signal
- Single connection configuration: the four HDLC channels are all connected to one time multiplexed communication line. Two operation modes
- IOM mode: standard IOM interface with predefined channel positions
- Time slot mode: time slotted highway with programmable time slots




Block Diagram



Pin Assignment

Group	Symbol	Function
Chip Timing	DCL, FSC, TSC	Clock
Power & Ground	GND, VCC	Power
Microprocessor Interface	AD0~AD7, A0~A6, RD/DS, WR/R/W, CS, ALE, INT, RES	Data or Control
I/O Interface	CDR, RxD0, TxD0, TxD1, RxD1, RxD2, TxD2, TxD3, RxD3	Serial Data





Pin Description

Pin No.	Symbol	Type	Description
4	AD0	V *	•
3	AD1		
1	AD2		8-bit Address Data Bus.: If the multiplexed address/data μP interface bus
44	AD3		mode, transfer address from μP to 6527 and data between the μP and the
42	AD3 AD4	I/O	PT7A6527.
41	AD5		In de-multiplexed mode, they interface with the system data bus.
39	AD6		
38	AD7		
13	A0		
12	A1		
9	A2		
5	A3	I	Address Bus: Interface to the system's bus to select an internal register
2	A4	1	for a read or write access. Only active if a demultipl-exed μP interface.
43	A5		
35	A6		
7	RD / DS	I	Read: Intel bus mode. Indicates a read operation, active low. Data Strobe: Motorola bus mode. The rising edge marks the end of a valid read or write operation.
8	WR/R/W	I	Write: Intel bus mode. Indicates a write operation, active low. Read/Write: Motorola bus mode. To distinguish between read or write operations.
10	GND	Ground	Ground.
			Data Clock: Supplies a clock signal either equal to or twice the data rate.
11	DCL	I	
14	FSC	I	Frame synchronization or data strobe signal
15	RES	I	Reset: A high signal on this input forces the device into the reset state.
16	ALE	I	Address Latch Enable: Intel multiplexed bus mode. A high on this line indicates an address of the device's internal registers on the external address/data bus. The address is latched by the device with the falling edge of ALE. This allows the device to be directly connected to a microprocessor with multiplexed address/data bus. This pin should be connected to GND, for Intel de-multiplexed bus mode, and connected to Vcc for Motorola bus mode.
17	CS	I	Chip Select: A low on this line selects the device for a read/write operation.
10	INT	Onor Drain	Interrupt Request (Open Drain): The signal is activated when the
19	INT	Open Drain	device requests an interrupt.
21	CDR	I	Collision data receive.
22	TSC	0	Time-Slot Control: Supplies a control signal for an external driver.
26	TXD0		Transmit data: Transmit data is shifted out via these pins at standard
24	TXD1		TTL or CMOS levels.
30	TXD1	O	TIL OF CIVIOS ICVOIS.
32			
	TXD3		D 1 14 0 1114 1 1 1 1 1 1 1 1 1 1 1 1 1 1
29	RXD0		Receive data: Serial data is received on these pins at standard TTL or
25	RXD1	I	CMOS levels.
31	RXD2	1	
34	RXD3		
36	Vcc	Power	3.3V or 5V power supply.
6, 18, 20, 23, 27, 28, 33, 37, 40	NC	-	No connection.



Typical Applications

Communication Multiplexers

The four independent serial HDLC communication channels implemented in the PT7A6527 make the circuit suitable for use in communication multiplexers.

The collision detection/resolution capability of the circuit allows statistical multiplexing of packets in one or several physical data communication channels, for example in DMI (mode 3) applications.


Centralized Signaling / Data Packet Handlers

The PT7A6527 can be used in central packet handlers of ISDN networks to process signaling or packet data of four ISDN subscribers. In this application, it may be used with or without PCM Interface Controller (PCM Controller).

The PT7A6527 can be connected to the IOM interface of the PCM CONTROLLER, which is itself connected to the PCM system highway. The PCM CONTROLLER implements concentration and time slot assignment functions. As an alternative, the PT7A6527 may be directly connected to PCM highways (**figure 1**).

The size (from 1 to 8 bits) and the position of the time slot associated with each HDLC controller is software programmable. In addition to the receiver and transmit data highways, the PT7A6527 accepts a third input connection for collision detection purposes. The mode of collision detection is programmable. A collision highway (or time slot) can be used for remote collision control, as a clear to send lead, or for local contention resolution among several devices.

Figure 1 Use of PT7A6527 in Central Signaling / Data Packet Handlers





Line Cards in De-Centralized or Mixed Signaling / Data Packet Handling Architectures

The PT7A6527 can be used on peripheral line cards to process D-channel packets for ISDN subscribers. The PCM Controller has the layer-1 controlling capacity and a B-channel switching capacity for a total of 32 subscribers. The B and D channels and the control information for eight subscribers are carried by one IOM interface. Thus a line card dimensioned for 32-ISDN subscribers may employ up to eight devices, two for each IOM connection (**figure 2**). A High Level Serial Communication Controller (6525) with two HDLC channels, or another PT7A6527 may be used to transmit and receive signaling via the system highway in a common channel. Again, such a common channel may be shared among several line cards, due to the statistical multiplexing capability of these controllers.

In completely de-centralized D-channel processing architectures, the processing capacity of a line card is usually dimensioned so as to avoid blocking situations even under maximum conceivable D-channel traffic conditions. It may

sometimes be more advantageous to perform p-packet handling in a centralized manner while keeping s-packet handling on the line cards. A statistical increase in p-packet traffic has then no effect on the line card, and can be easily dealt with by one of the modular architectures for a central packet handler shown in the previous section. A more effective sharing of the total p-packet handling capacity is the result, especially in a situation where p-packet traffic patterns vary widely from one subscriber group to another.

The use of a PT7A6527 in the mixed D-channel processing architecture is illustrated in **figure 3**.

The additional transparent data connections supported by the PT7A6527 enable a merging of p and s packets into one D channel. Possible collision situations are dealt with by the PT7A6527 which uses either the additional collision detect line (**figure 3**) or a time slot on the system highway (**figure 3**) from the line card to the central packet handler.

Figure 2 Line Card in a De-Centralized D-channel Handing Architecture





Figure 3 PT7A6527 on a Line Card in a Mixed D-Channel Processing Architecture



Functional Description

General Functions

The PT7A6527 is an HDLC controller which handles four HDLC communication channels, each channel fully independent and programmable by its own register set. The circuit performs the following functions:

- Extraction (reception) and insertion (transmission) of the HDLC data packets in a time division multiplex bit stream.
- Implementation of the basic HDLC functions of the layer-2 protocol, including address recognition.
- Interfacing of the data packets to the microprocessor bus.
 For the temporary storage of data packets internal FIFOs are used.
- Switching of data between serial interfaces.
- Implementation of different types of collision resolution.
- Test functions.



Interfaces

Microcontroller Interface

The PT7A6527 is programmable over an 8-bit parallel microcontroller interface. Easy and fast microprocessor access is provided by 8-bit address decoding on chip. The interface consists of 13 (19) lines and is directly compatible with processors of the multiplexed and demultiplexed address/data bus types (Intel or Motorola processor families). The microprocessor interface signals are summarized in **table 6**.

In addition to 8-bit processors, the PT7A6527 supports a direct connection to 16-bit processors. Thus, through an internal address transformation, it is possible to access all PT7A6527 registers using either even microprocessor addresses only or odd microprocessor addresses only.

Serial Interfaces

Depending on the selected mode, the PT7A6527 supports four physically separate, full duplex serial interfaces, or one full duplex serial interface.

In addition to the data input and data output lines, the serial interface requires a common data clock (input DCL) and a frame synchronization signal (input FSC). Input data is latched on the falling edge of DCL and output data is clocked off on the rising edge of DCL. The PT7A6527 may be programmed so that the data clock rate is either equal to the data rate, or twice the data rate.

Operating Modes

Each HDLC controller of the PT7A6527 is assigned to one time channel determined either by time slot assignment or by an external strobe signal.

Two basic configurations are distinguished (figure 4):

- In the quad connection configuration the four HDLC controllers (A-D) are connected to individual time multiplexed communication lines;
- In the single connection configuration the four HDLC channels are all connected to one time multiplexed communication line.

In the quad connection configuration two modes are distinguished as follows:

- Each connection is a time slotted highway, the lengths and positions of the time slots are programmable (quad connection time slot mode);
- Each connection is a communication line, the time channels are marked by an external strobe signal (quad connection common control mode).

Two modes are distinguished in turn for the single connection configuration as follows:

- The connection is a standard IOM interface with predefined channel positions (single connection IOM mode);
- The connection is a time slotted highway (single connection time slot mode).

For simplicity, a time slotted highway will usually be referred to as a PCM highway, or PCM for short.

Table 1 Four Basic Operation Modes of the PT7A6527

MDS1	MDS0	Mode Description
0	0	Single connection time slot mode
0	1	Quad connection common control mode
1	0	Single connection IOM mode
1	1	Quad connection time slot mode

To program the single connection IOM mode (CCR: MDS1,

MDS0 = 10)

with the slave mode

(MODE3-0:CMS1, CMS0 = 01) or

with the multi master mode

(MODE3-0:CMS1, CMS0 = 10) or

with the uncond. trans. mode

(MODE3- 0:CMS1, CMS0 = 00)

this additional programming has to be made:

MODE0:CCS1, CCS0 = 00 bin

MODE1:CCS1, CCS0 = 00 bin

MODE2:CCS1, CCS0 = 00 bin

MODE3:CCS1, CCS0 = 00 bin

TSR 0 = 0C hex

TSR1 = 1C hex

TSR2 = 2C hex

TSR3 = 3C hex

The four modes of operation are illustrated in **figure 5**. Via channel-by-channel programming, one of a number of collision detection modes may be selected in each of the basic modes of operation. Refer to **figure 5**.

The four HDLC controllers of the PT7A6527 are connected to the serial interfaces as shown in **table 2**. The table indicates the selection of the data channel, the selectable time slot widths, the output driver type, and the function of the active-low Tri-State Control (TSC) output in each of the operating modes.

The data output is set in a high impedance state outside the time channel where data is transmitted.

OD = Open-drain driver,

PP = Push-pull driver.

The output driver type refers to the TXD0 (or TXD0, TXD1, TXD2 and TXD3) outputs.

TSC is a push-pull signal.

Figure 4 Two Connection Modes of PT7A6527





Table 2 HDLC Controller Channel Selection and characteristics

N	Aode		Chann	el Inj	out	Channel Output		put	Description	
MDS1	MDS0	A	В	C	D	A	В	C	D	Description
0	0	RXD0	RXD0	RXD0	RXD0	TXD0	TXD0	TXD0	TXD0	Single connection TS mode
0	1	RXD0	RXD1	RXD2	RXD3	TXD0	TXD1	TXD2	TXD3	Quad connection common control mode
1	0	RXD0	RXD0	RXD0	RXD0	TXD0	TXD0	TXD0	TXD0	Single connection IOM mode
1	1	RXD0	RXD1	RXD2	RXD3	TXD0	TXD1	TXD2	TXD3	Quad connection TS mode

Mo	ode	Channel Ch	aracteristics	Tri-State Control (TSC) Signal	Output Driver
MDS1	MDS0	Channel Select	Channel Width	Defined by	Output Dilvei
0	0	TSR A-D registers	1,2,7,8	TSR A-D	PP or OD
0	1	FSC strobe	Arbitrary	FSC inverted	PP or OD
1	0	Fixed two-bit TS's	2	Fixed two-bit TS's A-D	OD
1	1	TSR A-D registers	1,2,7,8	TSR B	PP or OD

OD = Open-drain driver,

Figure 5 Operating Modes of the PT7A6527




PP = Push-pull driver.

The output driver type refers to the TXD0 (or TXD0, TXD1, TXD2 and TXD3) outputs.

TSC is a push-pull signal.



Figure 5 Operating Modes of the PT7A6527 (Continued) b) Quad Connection TS Mode Receive Transmit Receive Transmit Receive C Transmit Receive D Transmit Collision Data Slave/Multi-Master Collision Mode c) Single Connection TS Mode Programmable Time-Slots Data Slave/Multi-Master Collision Mode d) Single Connection IOM Mode Α В C D Collision Data Slave/Multi-Master Collision Mode



Quad Connection Time-Slot Mode

Channel selection is performed via the Time-Slot Select Registers (TSR). For each HDLC channel, the 8-bit TSR register gives the position of a time slot with a two-bit resolution. The length of the time slot, either 1, 2, 7 or 8 bits, can be selected using the MODE register (CCS1, 0). These parameters are common to the receive and the transmit channel.

In the case where the number of bits in a PCM frame is 256 or 512, the frame synchronization signal FSC need not be provided at every PCM frame beginning, since bit counters are automatically reset at frame end. When the PCM frame length is not equal to either 256 or 512 bits, the frame synchronization signal has to be provided at the beginning of every PCM frame.

The tristate control output line TSC marks the time slot when data is transmitted/received by the HDLC controller B. The position of a time slot with respect to FSC, as a function of the TSR register contents, is shown in **figure 6**.

Quad Connection Common Control Mode

Channel selection is performed by an active high strobe signal provided through the FSC input. The strobe signal is common to all four HDLC channels.

The TSC output is active when the FSC strobe is active. See **Figure 7**.

Single Connection TS Mode

The time slots selected by the TSR registers all pertain to the same PCM highway. The programming of a channel proceeds exactly as explained above.

The tristate control output line TSC marks the time slots when data is transmitted / received by any of the four controllers. See **Figure 8**.

Single Connection IOM - Mode

The IOM is an interface where a frame is composed of n IOM channels (n = 8 in **figure 10**). Each IOM channel has a unique structure. It consists of: two eight-bit bytes, corresponding to the ISDN B channels, a MONITOR byte, and a control byte of which the first two bits are allocated to the ISDN D channel. **Figure 9** shows TSC output in Single Connection IOM Mode.



In the single connection IOM mode the serial interface has an IOM frame structure and the four HDLC channels are assigned to the D bits of four consecutive IOM channels. The

choice whether the four HDLC controllers are assigned to IOM channels 0 - 3 or 4 - 7 is governed by the microcontroller bit VIS (Common Configuration Register). See **figure 10**.

Figure 6 Position of Time Slot for Different Channel Widths as a Function of TSR Register Contents




Figure 7 TSC output in Quad Connection Common Control Mode






Figure 8 TSC output in Time-Slot Mode




Figure 9 TSC output in Single Connection IOM Mode





Figure 10





HDLC Communication Functions

Basic HDLC Functions

Each one of the four controller channels handles the following basic HDLC functions.

· Receive direction

- Flag detection

A zero followed by six consecutive ones and another zero is recognized as a flag.

Zero delete

A zero after five consecutive ones within an HDLC frame is deleted.

- Address recognition

A frame may be accepted or rejected on the basis of a comparison of the most significant address byte (Service Access Point Identifier SAPI in Link Access Procedure for the D-channel LAPD) with three fixed SAPI values.

- CRC checking

The CRC field of an HDLC frame is checked according to the generator polynomial x 16 + x 12 + x 5 + 1.

- Check for abort
 - Seven or more consecutive ones are interpreted as an abort sequence.
- Check for idle

Fifteen or more consecutive ones are interpreted as idle", and reported to the processor via a status bit.

- Minimum length checking

Reception of frames with less than three bytes between opening and closing flag is not reported to the microcontroller.

Transmit direction

- Flag generation

A flag is generated at the beginning and at the end of every frame.

Zero insert

A zero is inserted after five consecutive ones within an HDLC frame.

CRC generation

The CRC field of the transmitted frame is generated according to the generator polynomial x 16 + x 12 + x 5 + 1.

- Abort sequence generation
 - An HDLC frame may be terminated with an abort sequence under software control or due to a FIFO underrun condition.
- Inter-frame time fill


As inter-frame time fill either flags or idle (continuous ones) may be transmitted.

Reception and Transmission Functions

FIFO Structure: Each HDLC controller uses a 64-byte FIFO per direction for the intermediate storage of data packets. All data bytes between the opening flag and the CRC field of an HDLC frame are passed through the FIFO.

The receive and transmit FIFOs are both divided, two blocks of 32 bytes each: One accessible to the microcontroller and one inaccessible to the microcontroller. While the microcontroller is reading (receive FIFO) or writing (transmit FIFO) data in one 32-byte block, the other block is filled (receive FIFO) or emptied (transmit FIFO) by the PT7A6527. Thus the length of the received or transmitted frame is not limited by the FIFO size.

Figure 11 HDLC Frame Structure



• Reception of Frames

Address Comparison: Before a receive frame is stored, its address (the first byte following the opening flag) may optionally be compared against three fixed values.

SAPG Group SAPI 63D (Note: the address byte should be 11111100B or 0FCH)

SAPS Signaling SAPI 0D (Note: the address byte should be 00000000B or 00H)

SAPP Packet SAPI 16D (Note: the address byte should be 01000000B or 40H)

Each address compare may be individually enabled or disabled for each HDLC channel via bits AC0, 1, 2 and 3 (ACR register).

The effect of a match is programmable as shown in **table 3**. In the table it is assumed that the address compare enable bit (AC) is set for the channel in question. If AC = 0, all valid receive frames in that channel are accepted.

Frame Storage: When a frame is accepted, it is stored in the receive FIFO.

In the case of a frame of length less than to 64 bytes, the whole frame may be stored in the receive FIFO. After the first 32 bytes have been received, the device prompts the microcontroller to read data from the FIFO (Receive Pool Full RPF interrupt status). Having done this, the microcontroller releases the FIFO. This is done by the RMC (Receive Message Complete) software command, after which the rest of



the frame, when ready, is made available to the microcontroller (figure 12).

When a whole frame shorter than 32 bytes, or the final part of a frame longer than that becomes available, the condition is indicated by an RME (Receive Message End) interrupt status, instead of RPF.

In the case of frames at least 64 bytes long, the microcontroller will repeatedly be prompted by an interrupt lo read out the FIFO in blocks of 32 bytes (except possibly the final block). Again, after reading a block, the microcontroller acknowledges the data by a software command and thus releases the FIFO. If this is not done before an additional 32-data bytes are received, the next data byte will lead to a data overflow condition.

In the case of several shorter frames up to seventeen may be stored inside the HDLC controller. After an interrupt (RME), one frame is available in the FIFO for the microcontroller to read. Up to sixteen other frames may be stored in the meanwhile in the upper half of the FIFO (**figure 13**). When the microcontroller releases the current data block from the

FIFO by software command, the next frame becomes available and the corresponding space is freed in the upper half for (a) subsequent frame(s) (**figure 13**).

The interrupts accumulating in the process are incorporated into a queue and transferred one by one to the microcontroller as well as additional information about the frame. In particular, the frame length is stored in a register. Information such as frame aborted yes/no and CRC error yes/no and data overflow yes/no, is included in an extra byte stored in the FIFO after the last byte of the corresponding frame.

Every interrupt has to be acknowledged by the microcontroller. A full FIFO at the beginning of a frame will lead to a frame overflow condition.

If the microcontroller does not wish to preserve an incoming frame, the possibility exists to ignore it. When the corresponding command (RMD) is issued, the part of the frame stored is deleted and the rest of the entire frame will be ignored.

Table 3 Address Comparing Logic

Table 3 A	-			T-00 /	
SCM	SCG	SCS	SGP	Effect	
0	0	0	0	Accept all frames	
	0	0	1	Reject frames with	SAPP (16D)
	0	1	0		SAPS (0D)
	0	1	1		SAPS (0D) and SAPP (16D)
	1	0	0		SAPG (63D)
	1	0	1		SAPG (63D) and SAPP (16D)
	1	1	0		SAPG (63D) and SAPS (0D)
	1	1	1		SAPG (63D), SAPS (0D) and SAPP (16D)
1	0	0	0	Reject all frames	
	0	0	1	Accept frames with	SAPP (16D)
	0	1	0		SAPS (0D)
	0	1	1		SAPS (0D) and SAPP (16D)
	1	0	0		SAPG (63D)
	1	0	1		SAPG (63D) and SAPP (16D)
	1	1	0		SAPG (63D) and SAPS (0D)
	1	1	1		SAPG (63D), SAPS (0D) and SAPP (16D)

Figure 12 Receive FIFO in the Case of a Frame No Longer than 64 Bytes





Figure 13 Receive FIFO in the Case of Short Frame



· Transmission of Frames

2 x 32 bytes of intermediate storage are provided per HDLC controller in the transmit direction. After ups to 32 bytes have been written to the FIFO, transmission is started by a software command (XHF). If the previous transmission is still underway when a new transmission command is issued, microcontroller access to the FIFO will be blocked until the first transmission is completed (**figure 14**). This means that at most one complete frame may be written to the FIFO before a transmission is initiated. If a transmission request does not include a frame end indicator (XME), the HDLC controller will request the next data block via an interrupt if the FIFO contains no more than 32 bytes. This procedure will be repeated until the microcontroller indicates that the frame is to be closed.

In the case when this indication is not given and there is no more data ready for transmission, the frame is terminated with an abort sequence and the microcontroller is notified via a

transmit data underrun (XDU) interrupt. The frame may also be aborted per software command. The completed transmission of an HDLC frame is reported by an XPR (Transmit Pool Ready) interrupt status.

Collision Control and Switching Function

The PT7A6527 possesses flexible collision control capabilities that are totally transparent to the microcontroller. The collision control modes enable use of the circuit in statistical multiplexing applications or in centralized or decentralized packet switches. Each of the four HDLC controllers is individually programmed in one of four modes by its own register bits CMS1-0 (Collision Mode Select).

Table 4 lists the four collision modes that can be selected, along with the auxiliary I/O lines used in each case. The outputs TXD1 and TXD2 can be selected to be of the opendrain or of the push-pull type.








Table 4 Collision Modes of the PT7A6527

CMS1	CMS0	Description		Auxilia	ary I/O	
CMSI	CIVISU	Description	Data IN	Data OUT	Coll. IN	COLL. OUT
0	0	Unconditional transmission				
0	1	Slave mode			CDR	
1	0	Multi-master mode			_	
1	1	Master mode	CDR	TXD1	CDR	TXD2

Unconditional Transmission Mode

The HDLC controller transmits frames without collision detection on the transmit line (time channel).

Slave Mode

The input CDR (Collision Data Receive) is used to control transmission of frames. This input is common to all HDLC controllers that are programmed in the slave mode. Transmission is inhibited by a low on the CDR input. If CDR becomes low during the transmission of a frame, the frame is aborted by the HDLC controller, and the data output is set to high impedance. Refer to **figure 15**.

The state of CDR is evaluated by the HDLC controller only in the time channel used for transmission by that controller. (Figure 12 is simplified in that the grouping of bits into time slots on TXD0 ... TXD3 and CDR is not depicted, i. e. bits outside the transmit time channel are not shown.)

When CDR is switched high, inter-frame time fill is marked in the transmit time channel if no transmission request is pending, otherwise transmission starts at the first available instant. Transmission of a previously aborted frame is automatically re-started by the HDLC controller if the beginning of the frame is still available in the transmit FIFO. Otherwise an interrupt (XDU) to the microcontroller indicates that the transmission has failed.

The slave mode is applicable in three basic operation modes including Quad connection Common mode, Single connection Time Slot mode and Single connection IOM mode. And in Single connection IOM mode the TSR registers must be set to 0CH, 1CH, 2CH and 3CH for four individual channel. The slave mode is not applicable in Quad connection Time Slot mode. However, there is only one CDR line. This should especially be noted if:

- The PT7A6527 is configured in the quad connection common control mode and more than one HDLC controller is operated in the slave mode;
- When the same time slot is used by more than one HDLC controller in the slave mode.

In both cases more than one controller is evaluating the CDR line during the same time interval, and when CDR goes low they all stop transmitting.

• Multi-Master Mode

In the multi-master mode the controllers perform a bus access procedure and collision detection in their assigned time channel(s). As a result, any number of devices can be assigned to one physical channel, where they perform statistical multiplexing.

Collisions are detected by automatic comparison of each transmitted bit with the bit received via the CDR input. For this purpose a logical and of the bits transmitted by parallel controllers is formed and connected to the input CDR. This may be implemented most simply by defining the output line driver to be of the open drain type (ODS = 1). Consequently the logical and of the outputs is formed by simply tying them together (wired or). The result is returned to the CDR input of all parallel circuits.

The multi-master mode is applicable in three operating modes including Quad connection Common mode, Single connection Time Slot mode and Single connection IOM mode. And in Single connection IOM mode the TSR registers must be set to OCH, 1CH, 2CH and 3CH for four individual channel. The slave mode is not applicable in Quad connection Time Slot mode. In the quad connection mode, those output lines (TXD0 ... TXD3) for which this collision mode is selected may be connected to CDR. The four HDLC controllers may either be programmed to transmit in separate time channels or in the same time channel. A prerequisite for the multi-master mode is that the inter-frame time fill used is idle.

The multi-master operation is as follows (refer to **figure 16**). When a mismatch between a transmitted bit and the bit on CDR is detected, the HDLC controller stops sending further data and its output is set to high impedance.

As soon as it detects the transmit bus to be idle" again, the controller automatically attempts to re-transmit its frame. By definition, the bus is assumed idle when x consecutive ones are detected in the transmit channel. Normally x is equal to 8.

An automatic priority adjustment is implemented in the multimaster mode. Thus, when a complete frame is successfully transmitted, x is increased to ten, and its value is restored to eight when a row of ten1s is detected on the bus (CDR). Furthermore, transmission of a new frame may be started by the HDLC controller after the tenth 1.

This multi-master, deterministic priority management ensures an equal right of access of every HDLC controller to the transmission medium, thereby avoiding blocking situations.


Master Mode

The master mode requires three auxiliary connections: data input CDR, data output TXD1 and collision data out TXD2. This mode is applicable only in single connection operation. In the master mode, the controller performs two functions:

- Switching of data packets between the main connection TXD0, RXD0 and the auxiliary input and output (CDR, TXD1)
- Resolution of collisions between data from the auxiliary connection CDR and HDLC frames from the local microcontroller. Refer to figure 17.




Figure 15 Example of Transmission Control in the Slave Mode



Note: The CDR is evaluated

- At the falling edge of DCL, for a DCL rate equal to the data rate;
- At the falling edge of DCL immediately preceding the rising edge used for transmission, for a DCL rate twice the data rate.


Figure 16 Example of Collision Detection in the Multi-Master Mode



Note: The CDR is evaluated

- At the falling edge of DCL, for a DCL rate equal to the data rate;
- At the falling edge of DCL immediately preceding the rising edge used for transmission, for a DCL rate twice the data rate.

Figure 17 I/O Connections in the Master Mode





In the TS mode the time slot programmed via the Time-Slot Select Register TSR applies simultaneously to TXD0/RXD0 and to the auxiliary lines CDR, TXD1 and TXD2. In the IOM mode the TSR register selects a time channel on the auxiliary connections CDR, TXD1 and TXD2 only (however, the channel width selected should be two bits, as on the IOM interface, to ensure a correct data throughput).

The switching of data from RXD0 to TXD1 is transparent. The switching of data from CDR to TXD0 depends on the state of the HDLC controller (transmit/no transmit) and on selected priorities, as follows.

When no transmission command is issued to the HDLC controller, data is transparently switched through from CDR to TXD0. When a transmit request is issued but the Force HDLC Frame (FHF) bit is not set to 1, the data currently being received (if any) on CDR is given priority. The HDLC controller starts transmitting its frame on TXD0 only after CDR is detected to be idle, in other words, when a row of eight ones is observed on CDR. Simultaneously, TXD2 is set low to indicate that no data will be accepted on CDR input data line.

Figure 18a shows the time relation between CDR (data in) and TXD2 (collision out) as well as the logical relation between TXD2 and TXD0 (data out). The figures are simplified in that the grouping of bits into time slots on TXD0, and on TXD2/CDR is not depicted.

When a transmit command is issued and the Force HDLC Frame (FHF) bit is set to 1, the frame currently being received

on CDR is aborted. Seven ones are appended to the last bit of the aborted frame on TXD0, after which the HDLC controller starts transmitting its frame (**figure 18b**).

In both cases, TXD2 is set high again after a delay of eight bit-times following the last 0 of the closing flag, to indicate that data is accepted on the CDR input data line. However, if a new transmit command is issued before that time, TXD2 remains low and transmission of the new frame starts immediately after the eighth 1.

· Note on Data Delay in Master Mode

The data bits are switched from RXD0 to TXD1 and from CDR to TXD0 with a minimum delay as shown in **figure 19**.

Two different cases are distinguished:

- a) TS mode. In this case the time slots on RXD0/TXD0 and on CDR/TXD1 are identical. The data delay from CDR to TXD0 is one bit, whereas the delay from RXD0 to TXD1 is two bit times.
 IOM mode with identical channel (time slot) on
 - IOM mode with identical channel (time slot) on RXD0/TXD0 and CDR/TXD1. This case is identical to the previous one.
- b) IOM mode with a time slot on CDR/TXD1 which does not coincide with the IOM channel bits on RXD0/TXD0. In this case, the data bits undergo (in addition to the inherent delay due to the different bit positions) a delay of one bit time from CDR to TXD0, whereas no additional bit delay is introduced when going from RXD0 to TXD1.

Figure 18 Collision Resolution in the Master Mode with Programmable Priority (FHF)





Figure 19 Bit Delay from RXD0/CDR to TXD1/TXD0



Test Functions

A test loop is provided in each of the four HDLC controllers of the PT7A6527. When the test loop is activated, the input and the output of the HDLC channel are connected together. The test loop control is independent for each HDLC channel (bit TLP).

The test loop is either transparent (forward data is outputted on the line) or non-transparent (forward data is not outputted on the line), depending on the selected mode. In the quad connection common control mode and in the single connection IOM mode the loops are transparent. In the other cases they are non-transparent. During a non-transparent loop, the data output is high impedance inside the assigned time channel.

Preprocessed Channels

The PT7A6527 supports the Command/Indicate (C/I) channel at the IOM-2 interface. The C/I handler takes care of the C/I channels.

C/l Channel Handler

To activate the C/I handler, CCR: CDEN is set to "1". The C/I handler can be used in the following switching modes:

- single connection IOM mode
- single connection time-slot mode

and in the following bus access modes:

- unconditional transmission
- master
- multi master (only 1 C/I transmitter is allowed per subscriber).

In the upstream direction the signaling handler MONITORS the received C/I channels. Upon a change

- an interrupt is generated (ISTAn: CD)
- the actual value is stored in registers CIR3 ... CIR0.

Only single last look is carried out. The C/I channel is sampled in each frame. The change detection only operates on the 4-bit C/I channel.

The ISTAn: CD interrupt is cleared when ISTAn is read. In the downstream direction the value written to CIX3 ... CIX0 will be sent in the C/I channels in each frame.



Operational Description

Microprocessor Interface Operation

The PT7A6527 microcontroller interface can be selected to be either of the

- Motorola type with control signals CS, R/W, DS; address bus A0 ... 6; data bus AD0 7
- Intel non-multiplexed bus type with control signals CS, WR, RD; Address bus A0 ... 6; data bus AD0 7
- or of the Intel multiplexed address/data bus type with control signals CS, WR, RD, ALE; address/data bus AD0 7

Table 6 summaries the uP interface signals.

The ALE input is used to control the interface type as follows ALE tied to $Vcc \Rightarrow (1)$

ALE tied to GND=> (2) Edge on ALE => (3)

The occurrence of an edge on ALE, either positive or negative, at any time during the operation immediately selects interface type (3). A return to one of the other interface types is possible only if a hardware reset is issued.

Reset

After a hardware reset (pin RES), the configuration/command register bits are zeroed. No interrupts are active and all outputs are in a high impedance state. **Table 7** sums up the state of the PT7A6527 immediately after a hardware reset has been applied.

Table 5 ALE Function

ALE	Interface	Bus Type	Address	Data Bus	Control Pins
			Bus		17 8 7
Tied to Vcc Tied to GND Switching	Motorola Intel Intel	non-multiplexed non-multiplexed multiplexed	A0-6 A0 - 6 AD0 - 6	AD0 - 7 AD0 - 7 AD0 - 7	CS R/W DS CS WR RD CS WR RD

Table 6 Microcontroller Interface Signals of the PT7A6527

Register Name		Value after	Meaning
		Hardware	
		Reset (hex)	
Common	ACR	00	Address comparison disabled.
registers			
	CCR	00	Single connection TS mode.
			Interrupt vector may be read on AD bus bits 0 - 3.
			Bits per frame: 256.
			Bit rate is equal to clock rate.
			Output drivers are of the push-pull type.
	VISR	00	No interrupt from any PT7A6527 channel.
	VISM	00	All channel interrupts are enabled.
Individual	ISTA	00	No interrupts from channel i.
registers			
i = A, B, C, D	ISM	00	All channel i interrupts enabled.
	STAR	52	Transmit FIFO is ready to be written. Receive line is idle. 1.3 version
	CMDR	00	No commands.
	MODE	00	Test loop not active.
			No collisions will be detected (unconditional transmission).
			Inter-frame time fill = idle.
			Receiver de-activated.
			Channel i disabled (high impedance output).
			Channel capacity is 2 bits/time slot.
	RFBC	00	Zero bytes received.
	TSR	00	Time slot 0 selected.



Table 7 State of PT7A6527 after a Hardware Reset

Register Name		Value after Hardware	Meaning
		Reset (hex)	
Common registers	ACR	00	Address comparison disabled.
	CCR	00	Single connection TS mode.
			Interrupt vector may be read on AD bus bits 0 - 3.
			Bits per frame: 256.
			Bit rate is equal to clock rate.
			Output drivers are of the push-pull type.
	VISR	00	No interrupt from any PT7A6527 channel.
	VISM	00	All channel interrupts are enabled.
Individual	ISTA	00	No interrupts from channel i.
registers	707.6		
i = A, B, C, D	ISM	00	All channel i interrupts enabled.
	STAR	52	Transmit FIFO is ready to be written. Receive line is idle. 1.3 version
			No commands.
	CMDR	00	
			Test loop not active.
	MODE	00	No collisions will be detected (unconditional transmission).
			Inter-frame time fill = idle.
			Receiver de-activated.
			Channel i disabled (high impedance output).
			Channel capacity is 2 bits/time slot.
			Zero bytes received.
	RFBC	00	•
			Time slot 0 selected.
	TSR	00	

Initialization

The purpose of the initialization is to set the PT7A6527 into a state where it is able to correctly transfer HDLC frames and to manage collisions according to the requirements of the application.

The initialization process is divided into two phases. First, the common settings are determined via the registers CCR and VISM. These registers determine the number of HDLC

channels used, the serial interface configuration and common characteristics of the serial input/output connections (table 8).

Secondly, each of the HDLC channels is initialized via its own register set as shown in table 11. The optional address comparison mode for each HDLC channel is selected by programming the ACR register, located in the common address space (table 8).

Table 8 Initialization of PT7A6527 (common bits)

Function	Register	Bits	Effect		
Configuration	CCR	MDS1-0	Basic configuration and timing mode		
		ODS	Output driver type is open-drain or push pull		
Serial interface characteristics	CCR	CRS	Clock rate = 1 or 2 x data rate		
		BNS	Number of bits per PCM frame		
Interment configuration	VISM	MIC3-0	Mask any HDLC channel(s)		
Interrupt configuration	CCR	VIS	VISR may be read on AD bus bits 0-3 or 4-7		
VID. G. 11		SCM	Address compare mode: accept/reject		
HDLC address recognition features	ACR	SCG, SCS, SCP	Selection of compare addresses		
recognition reatures		AC0-3	Address compare on/off for HDLC channel 0, 1, 2, 3		

Function	Register	Bits	Effect
	MODE	CMS1-0	Collision mode
Serial interface	MODE	CCS1-0	Channel capacity
	TSR	TSR7-0	Time slot
		ITF	Inter-frame time fill pattern
HDLC Controller	MODE	TLP	Test loop
HDLC Controller	MODE	CAC	Active channel (enable receiver + transmitter, enable data outputs)
		RAC	Activate HDLC receiver

Interrupt Structure

Special events are reported to the processor by an interrupt logic in the PT7A6527. This logic allows the connection of more than one PT7A6527 to one interrupt input of a microcontroller.

The interrupt structure of the PT7A6527 is depicted in **figure 20**. Each HDLC channel of the circuit has its own Interrupt Status Register (ISTA) where up to five possible interrupt causes may be read directly. When an interrupt occurs in one of the HDLC channels, the corresponding bit is set in the ISTA register and the interrupt line (INT) is activated. Simultaneously, a bit in the Vectored Interrupt Status Register (VISR) is set which indicates which of the four HDLC channels initiated the interrupt. Thus, to determine the cause of an interrupt, the microcontroller performs successively a read of the VISR register (address 36/3F) and a read of that ISTA register which was indicated by the contents of VISR.

A read of the ISTA clears the register and deactivates the INT line.

The position which the four bits of the Vectored Interrupt Status Register occupy on the AD7-0 bus when the register is read, is programmable via the Vectored Interrupt Selection bit VIS (CCR register). Thus, when VIS = 0, the VISR bits are read on AD bit positions 0-3, and when VIS = 1, VISR bits are read on AD bit positions 4-7. Unoccupied bit positions on the bus remain in a high impedance state.

The bits in VISR can be selectively masked by setting the corresponding bits in the Vectored Interrupt Status Mask (VISM) register to prevent one or several controllers from generating an interrupt. In that case, interrupts remain internally stored (pending) but are not displayed in the VISR or ISTA registers. Further, ISTA interrupts pertaining to a

particular channel may be selectively masked via the Interrupt Status Mask register of that channel. Pending interrupts will cause the INT line to be activated and will be reported via ISTA (and VISR) only when the mask bits in ISM (and VISM) have been reset.

Processing

After being initialized via the configuration/mode registers listed in **table 8** and **table 9** the PT7A6527 is operational.


The control of the data transfer is performed by commands from the microcontroller written in the Command Register (CMDR). Events pertaining to the data transfer are reported via the Interrupt Status Register (ISTA) pointed to by the Vectored Interrupt Status Register (VISR). Other events which do not lead to interrupts may be monitored via the Status Register (STAR) and information about the receive frames is found in the RFIFO and in the Receive Frame Byte Counter (RFBC) register.

The powerful FIFO logic, which consists of a 2 x 32 byte receive and a 2 x 32 byte transmit FIFO per channel, as well as an intelligent FIFO controller, builds a flexible interface to the upper protocol layers implemented in the microcontroller.

Receive Frame Processing

Reception of HDLC frames with three or more bytes between the opening and closing flags is always reported to the microcontroller if address comparison is not enabled (AC = 0). If address comparison is enabled, the reception of the frame is dependent on the first byte of the received HDLC frame address field and the selected features of the address compare function (table 3).

Figure 20 Interrupt Structure of the PT7A6527





All bytes between the opening flag and the CRC field are stored in the RFIFO.


When the frame (excluding the CRC field) is not longer than 31 bytes, the whole frame is transferred in one block. The reception of the frame is reported via the Receive Message End (RME) interrupt. The length of the frame can be read out from an 8-bit register (RFBC). A status byte is appended to the data in the RFIFO after an RME interrupt. It includes information about the frame, such as frame aborted yes/no or CRC valid yes/no. The frame and the status byte remain stored until the microcontroller issues an acknowledgment (Receive Message Complete: RMC).

A frame longer than 31 bytes is transferred to the microcontroller in blocks of 32 bytes plus one remainder block of length 0 to 31 bytes plus status byte. The reception of a 32-byte block is reported by a Receive Pool Full (RPF) interrupt and the data in RFIFO remains valid until this

interrupt is acknowledged (RMC). This process is repeated until the reception of the remainder block reported by RME (**figure 21**). Bits 0-4 of the RFBC register represent the number of bytes stored in the RFIFO, including the status byte. Bits 7-5 indicate the total number of 32-byte blocks which were stored until the reception of the remainder block. Bits 7-5 do not overflow when the counter status 7 has been reached and indicate in this case a message length greater than 223 bytes

The contents of the RFBC register are valid only after the occurrence of the RME interrupt, and remain valid until the microprocessor issues an acknowledgment (RMC). All receive interrupts accumulated in the meantime are stored (along with the status bytes and respective frame lengths) inside the controller and transferred one by one to the microcontroller after each RMC acknowledgment. If a frame could not be stored due to a full FIFO, the microcontroller is informed of this via the Receive Frame Overflow interrupt (RFO).





Transmit Frame Processing

After checking the XFIFO status by polling the Transmit FIFO Write Enable (XFW) bit or after a Transmit Pool Ready (XPR) interrupt, up to 32 bytes may be entered by the microcontroller in the XFIFO. Transmission of an HDLC frame is started when the Transmit HDLC Frame (XHF) command is issued. The HDLC controller will request another data block by an XPR interrupt if there are no more than 32 bytes in the XFIFO and the frame close command bit (Transmit Message End XME) has not been set. When XME is set, all remaining bytes in the XFIFO are transmitted, the CRC field and the closing flag of the HDLC frame are appended and the controller generates a new XPR interrupt (figure 22).

The microcontroller does not necessarily have to transfer a frame in blocks of 32 bytes. As a matter of fact, the subblocks issued by the microcontroller and separated by an XHF command, can be between 1 and 32 bytes long.

If the XFIFO runs out of data and the XME command bit has not been set, the frame will be terminated with an abort sequence (seven 1s) followed by inter-frame time fill, and the microcontroller will be advised by a Transmit Data Underrun (XDU) interrupt. An HDLC frame may also be aborted by setting the Transmit Reset (XRES) command bit.

Table 10 gives summary of possible interrupts from the

Table 10 gives summary of possible interrupts from the HDLC controller and the appropriate reaction to these interrupts. **Table 11** lists the most important commands that are issued by a microcontroller by setting one or several bits in the Command Register (CMDR).






Table 10 Possible Interrupt Causes and Reactions

Mnemonic	Meaning	Reaction
RPF	Receive Pool	Read 32 bytes from RFIFO and acknowledge with RMC.
	Full	
RME	Receive Message	Read "RFBC4-0" bytes from RFIFO and acknowledge with RMC.
	End	
RFO	Receive Frame	Error report for statistical purposes (loss of a complete frame). Probable cause: deficiency in
	Overflow	software.
XPR	Transmit Pool	Write data bytes in the XFIFO if the frame currently being transmitted is not finished or a
	Ready	new frame is to be transmitted, and issue an XHF (and possible XME) command.
XDU	Transmit Data	Acknowledged by a read of the ISTA. Possible causes: Excessive software reaction times, or
	Under-run	transmit data collision.

Table 11 List of Commands

Command Mnemonic	Hex	Bit 7- Bit 0	Meaning
RMC	80	1000 0000	Receive Message Complete. Acknowledges a block (RPF) or a frame (RME) stored in the RFIFO.
RRES	40	0100 0000	Reset HDLC Receiver. The RFIFO is cleared and the receiver is ready for reception
RMCD	20	0010 0000	Receiver Message Delete. The part of the frame in the RFIFO is deleted and the rest of the frame will be ignored by the receiver.
XHF	08	0000 1000	Transmit HDLC Frame. Enables the transmission of the block entered last into the XFIFO. The frame is not yet complete
XHFC	0A	0000 1010	Transmit a HDLC Frame and close it with CRC and flag
F_XHF	0C	0000 1100	Same as preceding, but used in master mode to enforce a transmission even in the
F_XHFC	0E	0000 1110	case of a collision.
XRES	01	0000 0001	Reset Transmitter. Clears the XFIFO; any frame currently being transmitted is aborted.



Registers

The following symbols are used

x... do not care

n... not used. It has to be set to logical "0" in write accesses but may be switched by the PT7A6527 to either logical level in read accesses.

Register Address Layout

The register set consists of:

- -one configuration register common to all four channels CCR)
- a maskable vectored interrupt status register (VISR, VISM)
- a register for setting the HDLC address recognition mode or the four channels (ACR)

and, for each of the four channels, a set of individual registers.

Multiplexed Address Bus

In order to support the use of a 16-bit microcontroller with multiplexed address bus, each register can be accessed with an even and an odd address value (**figure 23**).

The address map of the individual registers of each channel is shown in **table 12**. In order to obtain the actual address of a register, a base has to be added to the address given in the table, as follows:

base = 00 for channel A

40 for channel B

80 for channel C

C0 for channel D.

Non-Multiplexed Address Bus

The address layout is shown in **figure 24**.

The address map of the individual registers of each channel is shown in **table 13**. In order to obtain he actual address of a register, a base has to be added to the address given in the table, as follows:

base = 00 for channel A

20 for channel B

40 for channel C

60 for channel D.

Figure 23 PT7A6527 Register Map for a Multiplexed Bus




Table 12 Address Map of HDLC Channel Register (multiplexed address bus)

,	Address	Read	Write	
Even	Odd	Reau		
	00 to 1F	RFIFO	XFIFO	
20	29	ISTA	ISM	
28	21	STAR	CMDR	
22	2B	MODE	MODE	
2C	25	RFBC	TSR	
2A	23	CIR	CIX	






Table 13 Address Map of HDLC Channel Register (demultiplexed address bus)

Address	Read	Write
00 to 0F	RFIFO	XFIFO
10	ISTA	ISM
11	STAR	CMDR
12	MODE	MODE
15	RFBC	TSR
13	CIR	CIX

Note:

 $The \ address \ values \ in \ the \ multiplexed \ A/D \ bus \ and \ non-multiplexed \ address \ bus \ cases \ are \ related \ to \ each \ other \ as \ follows.$

Let AD0...7 be the multiplexed address bits and let A0...6 be the non-multiplexed address bits.

Then: A0 = AD0 xor AD3, A1 = AD1, A2 = AD2, A3 = AD4, A4 = AD5, A5 = AD6, A6 = AD7.

Common Registers

Common Configuration Register (CCR)

-- Address: 37/3EH (1FH) Read/Write, value after reset: 000n0000B

Bit	Name	Description
D7	MDS1	Mode Select MDS1 MDS0 = 0 0: Single connection, TS mode
		MDS1 MDS0 = 0 1: Quad connection, Common control mode
D6	MDS0	MDS1 MDS0 = 1 0: Single connection, IOM mode
	MDSO	MDS1 MDS0 = 1 1: Quad connection, TS mode
		Vectored Interrupt Selection:
D5	VIS	0 – IOM channel 0 to 3 (IOM mode), µ P data bus bits 0 to 3 for VISR
		1 – IOM channel 4 to 7 (IOM mode), µ P data bus bits 4 to 7 for VISR
D4	n	-
D3	CDEN	Change detection enable
D3	CDEN	0 – 0 C/I Handler inactive; 1 – 1 C/I Handler active
D2	BNS	Bit number select: 0 – PCM frame is at most 256 bits long; 1 - PCM frame is between 257 and 512 bits long
D1	CRS	Clock rate select: 0 – DCL clock rate is equal to the data rate; 1 – DCL clock rate is equal to twice the data reat
D0	ODS	Output driver select: 0 – Tristate; 1 – Open drain

Note: The ODS bit selects the driver type simultaneously on all data outputs (and control output TXD2 in master mode). However, in the single connection IOM mode TXD0 is open-drain independent of the value of ODS.



Address Compare Register (ACR)

-- Address: 34/3DH (1CH) Read/Write, Value after reset: 00H

Bit	Name	Description
D7	AC3	Address Compare for channel A-D on (1) or off (0). The first byte following the opening flag of a receive frame
D6	AC2	will be compared against reference values if $ACi = 1$ and the frame is accepted or rejected on the basis of the
D5	AC1	comparison. If ACi = 0, all valid HDLC frames in that channel are stored.
D4	AC0	comparison. If ACI = 0, all valid TIDEC frames in that channel are stored.
D3	SCM	SAPI Compare Mode: 1: Accept HDLC frames for which the first address byte matches selected SAPI
D3	SCM	values. 0: Reject HDLC frames for which the first address byte matches selected SAPI values.
D2	SCG	Compare Group 1: The first byte of a received HDLC frame is compared with ""Group SAPI"" SAPG
DZ	SCO	(63D). 0: The first byte of a received HDLC frame is not compared with SAPG
D1	SCS	SAPI Compare Signaling 1: The first byte of a received HDLC frame is compared with ""Signaling SAPI""
DI	SCS	SAPS (0D). 0: The first byte of a received HDLC frame is not compared with SAPS.
D0	SCP	SAPI Compare Packet 1: The first byte of a received HDLC frame is compared with ""Packet SAPI"" SAPP
DO	SCF	(16D). 0: The first byte of a received HDLC frame is not compared with SAPP.

Vectored Interrupt Status Register (VISR)

or

or

-- Address: 36/3FH (1EH) Read, Value after reset: xxxx0000B

Bit 7							Bit 0
X	X	X	X	IC3	IC2	IC1	IC0
Bit 7							Bit 0
IC3	IC2	IC1	ICO	v	v	v	v

Name	Description
IC3	
IC2	ICO 2 Interment from Channel A.D.
IC1	IC0-3 Interrupt from Channel A-D
IC0	

When VISR is read, these four bits are placed on the μ P data bus with an offset determined by bit VIS (register CCR). Other bit position on the bus remain in high impedance.

Mask for Vectored Interrupt Status Register (VISM)

-- Address: 36/3FH (1 EH) Write, Value after reset: nnnn0000B

Bit 7									Bit 0
n	n	n	n	MIC	3	MI	C2	MIC1	MIC0
Bit 7									Bit 0

Name	Description
n	
n	It is recommended to set to 1 during write accesses.
n	it is recommended to set to 1 during write accesses.
n	
MIC3	Most for Interment from Channel A.D. The most hits are active high. A most adjustment is not visible when
MIC2	Mask for Interrupt from Channel A-D. The mask bits are active high. A masked interrupt is not visible when
MIC1	VISR is read. Instead, it remains internally stored (pending). Any pending interrupt will be generated and the corresponding IC0-3 bit will be set when the mask bit is reset to zero.
MIC0	corresponding 1e-0-3 of with the set when the mask of is fester to zero.

Individual Channel Registers

RFIFO (read), XFIFO (write)

-- Address: Base + 00 to 1 FH (Base + 00 to 0FH)

The FIFOs have an identical address range. All the 32 addresses give access to the current FIFO location.

RFIFO - The RFBC register bits 0 to 4 indicate the number of bytes currently accessible to the microcontroller in the visible 32-byte RFIFO pool. If more bytes are read, the data read after RFBC accesses is the old data loaded in that part of the RFIFO previous to the current data. For more than 32 accesses, the RFIFO will be read cyclically (modulo 32). This will not disturb the next received frame.



XFIFO - If more than 32 bytes are written to the XFIFO (without a transmit command), an XDOV interrupt is generated. The byte that was entered first (first byte to be sent) will be continuously overwritten by the extra write operations.

When the closing flag of a receive frame is detected, a status byte is appended to the data in the RFIFO.

Status Byte:

Bit	Name	Description
D7	RBC	Receive byte count: The length of the received frame (excluding flags and Frame Check Sequence FCS) is N x 8
D/		bits if RBC = $1 (N = 1,2,3)$. The length is not a multiple of 8 bits if RBC = 0 .
D6	RDO	Receive Data Overflow: If RDO = 1, part of the frame has been lost because the receive FIFO was full.
D5	CRC	CRC Check: The received FCS bytes were correct if CRC = 1.
D4	RAB	Receive Abort: RAB = 1 implies that the received frame was aborted.
D3	0	
D2	0	-
D1	0	-
D0	0	-

A status byte equal to A0H indicates a correctly received frame.

Interrupt Status Register (ISTA)

-- Address: Base + 20/29H (Base + 10H) Read, Value after reset: 00H

Bit	Name	Description
D7	RME	Receive Message End: One complete frame of length less than 32 bytes, or the last part of a frame at least 32 bytes long is stored in the receive FIFO, including the status byte. The number of bytes stored is given by RFBC bits 0-4.
D6	RPF	Receive Pool Full: 32 bytes of a frame have arrived in the receive FIFO. The frame is not yet completely received.
D5	RFO	Receive Frame Overflow: At least one complete frame was lost because no storage space was available in the RFIFO.
D4	XPR	Transmit Pool Read: When it is 1, indicates that a data block of up to 32 bytes can be written to the transmit FIFO.
D3	XDU	Transmit Data Underrun: Transmitted frame was terminated with an abort sequence either 1) no data was available for transmission in XFIFO and no XME command was issued, or 2) a collision has occurred after at least one block of data has been completely transmitted, thus an automatic retransmission cannot be attempted.
D2	n	
D1	CD	Change detection interrupt: A new value has been entered into the CIR register.
D0	n	

Note: It is not possible to transmit frames when an XDU interrupt remains unacknowledged.

Mask for Interrupt Status Register (ISM)

--Address: Base + 20/29H (Base + 10H) Write, Value after reset: 00H

Bit 7							Bit 0
RME	RPF	RFO	XPR	XDU	n	cd	n

Each interrupt source in ISTA register can be selectively masked by setting to 1 the corresponding bit in ISM. Masked interrupts are not indicated when ISTA is read. Instead, they remain internally stored and pending. An interrupt is generated after the mask is reset to zero.

Status Register (STAR)

-- Address: Base + 21 /28H (Base + 11H) Read, Value after reset: 52H

Bit	Name	Description
D7	XDOV	Transmit Data Overflow: When 1, indicates that more than 32 bytes have been written to the XFIFO
D6	XFW	Transmit FIFO Write Enable: When 1, indicates that data can be written to the XFIFO.
D5	BSY	Busy state on the receive line. ""0"" in this bit position indicates an ""idle"" state on the input data line (15 or more consecutive ones).
D4	RNA	Receive line Not Active. Indicates whether flags/frames are being received on the line (0) or not (1). RNA takes on the value ""1"" after seven consecutive ones are received on the line.
D3	VN3	
D2	VN2	Version Number of chip: VN3 VN2 VN1 VN0 = 0010
D1	VN1	version Number of Chip. VIV3 VIV2 VIV1 VIV0 = 0010
D0	VN0	



Command Register (CMDR)

-- Address: Base + 21/28H (Base + 11H) Write, Value after reset: 00H

Bit	Name	Description	
D7	RMC	Receive Message Complete: When 1, confirms by microprocessor to chip, that the actual frame or data block has been fetched following an RPF or RME interrupt; thus, the occupied space in the RFIFO can be released.	
D6	RRES	Receiver Reset: When 1, all data in the RFIFO and the HDLC receiver are deleted.	
D5	RMD	Receive Message Delete. Reaction to RPF or RME interrupt. The entire frame is to be ignored by the receiver. The part of the frame already stored is discarded.	
D4	X		
D3	XHF	Transmit HDLC Frame. Transmission of an HDLC frame (or of a block thereof) is initiated	
D2	FHF	Force HDLC Frame. Used in the master collision mode (CMS1,0 = 11). When this bit is set and a Transmit HDLC Frame (XHF) command is issued, the controller aborts the frame from CDR (if any) by sending seven 1's on TXD0 and then starts transmission. TXD2 is set ""low"" to indicate that no data will be accepted on CDR input data line.	
D1	XME	Transmit Message End: When 1, indicates that the data block last written to the transmit FIFO completes the actual frame. The chip can terminate the transmission operation properly by appending the CRC and the closing flag sequence to the data.	
D0	XRES	Transmitter Reset. The HDLC transmitter is reset, XFIFO is cleared of any data and the HDLC frame currently transmitted (if any) is aborted.	

Mode Register (MODE)

-- Address: Base + 22/2BH (Base + 12H) Read/Write, Value after reset: 00H

Bit	Name	Description
D7	TLP	Test Loop: Input and output of HDLC channel are connected together when $TLP = 1$. The test loop is either transparent (if MDS1,0 = 01, 10) or not (if MDS1,0 = 00, 11).
D6	CMS1	CMS1,0 Collision Mode Select:
		CMS1 CMS0 = 0 0, Unconditional transmission
D5	CMS0	CMS1 CMS0 = 0 1, Slave mode
DS		CMS1 CMS0 = 1 0, Multi-master mode
		CMS1 CMS0 = 1 1, Master mode
D4	ITF	Interframe Time Fill: Idle (ITF = 0) or flags (ITF = 1) are used as interframe time fill.
D3	RAC	Receiver Active: Receiver is activated (1) or deactivated (0).
D2	CAC	Channel Active: A channel is completely disabled (receiver and transmitter are inactive, transmit line is high
D2		impedance, no TSC is output) as long as CAC is "0".
D1	CCS1	Channel Capacity Select: These bits select the number of bits in the time slot where data are received and
D0	CCS0	transmitted. They have a significance only when MDS1,0 = 00 or 11 (Single connection TS mode and Quad
DU		connection TS mode). Refer to next table.

CCS1	CCS0	Time-Slot Width	Channel Data Rate (kbit/s)
0	0	2 bits	16
0	1	1 bits	8
1	0	8 bits	64
1	1	7 bits	56

Note: The bit rates given above assume a channel repetition rate of 8 kHz.

Commond/Indicate Channel Receive Channel 0 - 3 (CIR0 - 3)

-- Address: Base + 23/2AH (Base + 13H) Read, Value after reset: 0FH

Bit	Name	Description
D7	n	
D6	n	Not used
D5	n	Not used
D4	n	
D3	CI3	
D2	CI2	Described C/I and a will be undeted in each frames CT2 is massived first
D1	CI1	Received C/I code, will be updated in each frames. CI3 is received first.
D0	CI0	



Command/Indicate Channel Transmit Channel 0 - 3 (CIX0 - 3)

-- Address: Base + 23/2AH (Base + 13H) Write, Value after reset: 0FH

Bit	Name	Description
D7	n	
D6	n	Not used
D5	n	Not used
D4	n	
D3	CI3	
D2	CI2	Transmitted C/I code: CI3 is the bit transmitted first.
D1	CI1	Transmitted C/1 code. C15 is the bit transmitted first.
D0	CI0	

Receive Frame Byte Counter (RFBC)

-- Address: Base + 25/2CH (Base + 15H) Read, Value after reset: 00H

Bit	Name	Description
D7	RDC7	
D6	RDC6	Design Date County Testal months of last as formation of formation and discount in the state of the
D5	RDC5	Receive Data Count: Total number of bytes of received frame, including the status byte. The contents of the register valid after an RME interrupt. RDC4-0 indicate the length of the data block currently available in the
D4	RDC4	receive FIFO. RDC7-5 count the number of full 32-byte blocks of a frame which have already been received. If
D3	RDC3	the frame length exceeds 223 bytes, RDC7-5 hold the value ""111"", only RDC4-0 continue to count modulo
D2	RDC2	32.
D1	RDC1	
D0	RDC0	

Time-Slot Register (TSR)

-- Address: Base + 25/2CH (Base + 15H) Write, Value after reset: 00H

Bit	Name	Description
D7	RDC7	
D6	RDC6	Time Clot Calcot. Determine the menticular time elect where the HDLC controller is to receive and transmit This
D5	RDC5	Time-Slot Select: Determine the particular time slot where the HDLC controller is to receive and transmit. This register has a significance only when MDS1,0 = 00,10 or 11 (single connection modes and quad connection TS
D4	RDC4	mode). The register gives the position of a time slot (either 1, 2, 7 or 8 bits wide, cf. CCS1,0) in two-bit
D3	RDC3	increments (two-bit resolution). The position of the time slot is relative to a frame sync signal that marks the
D2	RDC2	beginning of a PCM frame.
D1	RDC1	organing of a relyt frame.
D0	RDC0	

Maximum Ratings

Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	40°C to +85°C
Supply Voltage to Ground Potential (Input & V_{CC})	0.3V to $+7.0V$
Supply Voltage to Ground Potential (Output s & D/O Only)	0.3V to $+7.0V$
DC Input Voltage	0.3V to $+7.0V$
DC Output Current	120mA
Power Dissipation	2W

Note

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.




DC Electrical Characteristics

Sym	Description	Test Conditions	Min	Тур	Max	Units	
V_{IH}	Input HIGH Voltage	Vcc=5.0V	2.2	1	Vcc + 0.4	V	
V IH	input mon voltage	Vcc=3.3V	2.0	1	Vcc + 0.2	V	
V	Input I OW Voltage	Vcc=5.0V	-0.4	1	0.8	V	
V_{IL}	Input LOW Voltage	Vcc=3.3V	-0.4	-	0.6	V	
V _{OH}	Output HIGH Voltage	I _{OH} =1mA	Vcc - 0.5	-	-	V	
V_{OL}	Output LOW Voltage – Pins TxD0, TxD1, TxD2 and TxD3 Output LOW Voltage – Pins TxD0, TxD1, TxD2 and TxD3		ı	-	0.45	V	
V OL	Output LOW Voltage – AllPins except TxD0, TxD1, TxD2 and TxD3	I _{OL} =2mA	ı	ı	0.45	V	
	On anotional Power Sumply Cumont	Vcc=5.0V DCL=4096kHz, no output loads input to GND or Vcc	-	1	7		
т	Operational Power Supply Current	Vcc=3.3V DCL=4096kHz, no output loads input to GND or Vcc	1	1	3	A	
I_{CC}	Standby Power Supply Current	Vcc=5.0V no output loads, DCLor other input to GND or Vcc	ı	ı	1	mA	
		Vcc=3.3V no output loads, DCLor other input to GND or Vcc	ı	-	0.8		
I_{LI}	Input Leakage Current	$0V < V_{IN} < Vcc \text{ to } 0V$	ı	1	10	uA	
I_{LO}	Output Leakage Current	$0V < V_{OUT} < Vcc \text{ to } 0V$	-	-	10	uA	
C _{IN}	Input capacitance	-	5	-	10	pF	
C _{IO}	I/O capacitance	-	10	-	20	pF	

Note: Typical figures are at 25 and only guaranteed by design; Production test do not include these parameters.

AC Electrical Characteristics

Input/Output Waveform for AC Tests





Interface Timing

Characteristics of Interface Timing

Sym	Description	Test Conditions	Min	Тур	Max	Units
t_{AA}	ALE pulse width	-	50	-	-	ns
t_{AL}	Address setup time to ALE	-	20	-	-	ns
t_{LA}	Address hold time from ALE	-	35	-	-	ns
t_{ALS}	Address latch setup time to WR, RD	-	35	-	-	ns
t_{AS}	Address setup time	-	10	-	-	ns
t_{AH}	Address hold time	-	25	-	-	ns
t_{AD}	ALE guard time	-	15	-	-	ns
$t_{ m DSD}$	RD Delay after WR setup	-	0	-	-	ns
t_{RR}	RD pulse width	-	120	-	-	ns
+	Data output delay from RD	Vcc=5.0V	-	-	60	ns ns
$t_{ m RD}$		Vcc=3.3V	-	-	70	
t_{DF}	Data float from RD	-	-	-	25	ns
t_{RI}	RD control interval	-	75	-	-	ns
t_{WW}	WR pulse width	-	60	-	-	ns
t_{DW}	Data setup time to WR x CS	-	30	-	-	ns
t_{WD}	Data hold time from WR x CS	-	10	-	-	ns
t_{WI}	WR control interval	-	70	-	-	ns

• Microprocessor Interface Timing in Intel Bus Mode

Figure 26 uP Read Cycle




Figure 27 uP Write Cycle






Figure 28 Multiplexed Address Timing




Figure 29 Non-Multiplexed Address Timing




Figure 30 uP Read Cycle




Figure 31 uP Write Cycle





Figure 32 Address Timing




Serial Interface Timing

Characteristics of DCL Period and Width

Sym	Description	Test Conditions	Min	Тур	Max	Units
t _P	DCL period	Single clock rate	230	-	-	ns
		Doucle clock rate	160	-	-	ns
$t_{ m WL}$	DCL LOE	-	70	-	-	ns
4	DCL HIGH	Single clock rate	90	-	-	ns
t_{WH}		Doucle clock rate	50	-	-	ns

Figure 33 Definition of DCL Period and Width




FSC Timing Characteristics in Single Connection Modes and Quad Connection in TS Mode

Sym	Description	Test Conditions	Min	Тур	Max	Units
t_{FS}	FSC setup time	-	60	-	-	ns
t_{FS2}	FSC setup time*	-	110	-	-	ns
t_{FH}	FSC hold time	-	30	-	-	ns
t_{ODD}	Output data delay from DCL	-	-	-	60	ns
$t_{ m IDS}$	Input data setup	-	25	-	-	ns
t_{IDH}	Input data hold	-	30	_	_	
t _{ODF}	Output data delay from FSC*	-	-	-	160	

^{*}This delay is applicable in two cases when the first time slot has been programmed, i.e., when FSC appears for the first time (e.g. at system power-up), and when the number of bits in the PCM frame is not equal to either 256 or 512.






FSC Timing Characteristics in Quad Connection Common Control Mode

Sym	Description	Test Conditions	Min	Тур	Max	Units
t_{FS1}	FSC setup time	-	60	-	-	ns
t _{FH1}	FSC hold time	-	30	-	-	ns
$t_{\rm OZD}$	Output data from high impedance to active	-	-	-	80	ns
t_{ODZ}	Output data from active to high impedance	-	-	-	40	ns
t_{ODD}	Output data delay from DCL	-	-	-	60	ns
$t_{\rm IDS}$	Input data setup	-	25	-	-	ns
t_{IDH}	Input data hold	-	20	-	-	ns

Figure 35





Data I/O Characteristics

Sym	Description	Test Conditions	Min	Тур	Max	Units
t_{ODD}	Output data delay from DCL	-	-	1	60	ns
$t_{ m IDS}$	Input data setup	-	25	1	ı	ns
t_{IDH}	Input data hold	-	20	1	ı	ns
t_{TCD}	Output data delay from DCL	-	-	-	60	ns

Data OUT: TxD0 in single connection modes


TxD0, TxD1, TxD2, TxD3 in quad connection modes

TxD1, TxD2 in master mode

Data IN: RxD0 in single connection mode

RxD0, RxD1, RxD2, RxD3 in quad connection modes CDR in slave, multi-master and master modes






RESET Timing

Reset characteristics

Sym	Description	Test Conditions	Min	Тур	Max	Units
t_{RWH}	RESET HIGH	-	16 x t _P	1	1	ns



Mechanical Information





Notes

Pericom Technology Inc.

Email: support@pti.com.cn Web Site: www.pti.com.cn, www.pti-ic.com

China: No. 20 Building, 3/F, 481 Guiping Road, Shanghai, 200233, China

Tel: (86)-21-6485 0576 Fax: (86)-21-6485 2181

Asia Pacific: Unit 1517, 15/F, Chevalier Commercial Centre, 8 Wang Hoi Rd, Kowloon Bay, Hongkong

Tel: (852)-2243 3660 Fax: (852)- 2243 3667

U.S.A.: 3545 North First Street, San Jose, California 95134, USA

Tel: (1)-408-435 0800 Fax: (1)-408-435 1100

Pericom Technology Incorporation reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom Technology does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom Technology product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom Technology Incorporation.