## ICS8304-01

Low Skew, 1-TO-4

## LVCMOS / LVTTL Inverting Fanout Buffer

## GENERAL DESCRIPTION




The ICS8304-01 is a low skew, 1-to-4 Inverting Fanout Buffer and a member of the HiPerClockS $^{TM}$  family of High Performance Clock Solutions from ICS. The ICS8304-01 is characterized at full 3.3V for input  $V_{DD}$ , and

mixed 3.3V and 2.5V for output operating supply modes  $(V_{\text{DDO}})$ . Guaranteed output and part-to-part skew characteristics make the ICS8304-01 ideal for those clock distribution applications demanding well defined performance and repeatability.


## **F**EATURES

- 4 LVCMOS / LVTTL outputs
- · LVCMOS clock input
- Output frequency: 166MHz
- Output skew: 50ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Small 8 lead SOIC package saves board space
- 3.3V input, outputs may be either 3.3V or 2.5V supply modes
- 0°C to 70°C ambient operating temperature

### BLOCK DIAGRAM



### PIN ASSIGNMENT



ICS8304-01 8-Lead SOIC 3.8mm x 4.8mm x 1.47mm package body M Package Top View

ICS8304-01 Low Skew, 1-to-4 LVCMOS / LVTTL Inverting Fanout Buffer

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	$V_{\scriptscriptstyle DDO}$	Power		Output supply pin.
2	$V_{_{\mathrm{DD}}}$	Power		Positive supply pin.
3	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
4	GND	Power		Power supply ground.
5	nQ0	Output		Inverted version of clock input. LVCMOS / LVTTL interface levels.
6	nQ1	Output		Inverted version of clock input. LVCMOS / LVTTL interface levels.
7	nQ2	Output		Inverted version of clock input. LVCMOS / LVTTL interface levels.
8	nQ3	Output		Inverted version of clock input. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance				4	pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	$V_{DD}, V_{DDO} = 3.465V$			15	pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		ΚΩ
R <sub>out</sub>	Output Impedance			7		Ω

# Low Skew, 1-to-4 LVCMOS / LVTTL Inverting Fanout Buffer

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DDx</sub> 4.6V

 $\begin{array}{ll} \text{Inputs, V}_{\text{I}} & -0.5\text{V to V}_{\text{DD}} + 0.5\text{V} \\ \text{Outputs, V}_{\text{O}} & -0.5\text{V to V}_{\text{DDO}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 112.7^{\circ}\text{C/W (0 lfpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C to } 150^{\circ}\text{C} \\ \end{array}$ 

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Power Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				15	mA
I <sub>DDO</sub>	Output Supply Current				8	mA

Table 3B. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = V_{DDO} = 3.3 V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage		2		$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input Low Voltage		-0.3		1.3	V
I <sub>IH</sub>	Input High Current	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I	Input Low Current	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1		2.6			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 $\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information Section",

Table 4A. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				166	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 166MHz	2.3		3.5	ns
tsk(o)	Output Skew; NOTE 2, 4				50	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				600	ps
t <sub>R</sub>	Output Rise Time	30% to 70%	250		500	ps
t <sub>F</sub>	Output Fall Time	30% to 70%	250		500	ps
odc	Output Duty Cycle	f ≤ 166MHz	40		60	%

All parameters measured at 166MHz unless noted otherwise.

NOTE 1: Measured from  $V_{\rm DD}/2$  of the input to  $V_{\rm DDO}/2$  of the output. Measured from the rising edge of the input to the falling edge of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{DDO}/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

<sup>&</sup>quot;3.3V Output Load Test Circuit".

# Low Skew, 1-to-4 LVCMOS / LVTTL Inverting Fanout Buffer

Table 3C. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				15	mA
I <sub>DDO</sub>	Output Supply Current				8	mA

Table 3D. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage		2		$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input Low Voltage		-0.3		1.3	V
I <sub>IH</sub>	Input High Current	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I	Input Low Current	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1		2.1			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information Section, "3.3V/2.5V Output Load Test Circuit".

Table 4B. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Maximum Output Frequency				166	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 166MHz	2.5		3.6	ns
tsk(o)	Output Skew; NOTE 2, 4				50	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				600	ps
t <sub>R</sub>	Output Rise Time	30% to 70%	250		500	ps
t <sub>F</sub>	Output Fall Time	30% to 70%	250		500	ps
odc	Output Duty Cycle	f ≤ 166MHz	40		60	%

All parameters measured at 166MHz unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output. Measured from the rising edge of the input to the falling edge of the output.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at  $V_{\rm DDO}/2$ .


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{nnn}/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




## PARAMETER MEASUREMENT INFORMATION







REV. C JUNE 17, 2002

## Low Skew, 1-to-4 LVCMOS / LVTTL Inverting Fanout Buffer









8304AM-01

## Low Skew, 1-to-4 LVCMOS / LVTTL Inverting Fanout Buffer





## ICS8304-01

Low Skew, 1-to-4 LVCMOS / LVTTL Inverting Fanout Buffer

## Table 5. $\theta_{_{JA}} \text{vs. A} \text{ir Flow Table}$

## $\theta_{\text{JA}}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W


**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS8304-01 is: 416



#### PACKAGE OUTLINE - SUFFIX M






TABLE 6. PACKAGE DIMENSIONS - SUFFIX M

SYMBOL	Millin	neters
STWIBOL	MINIMUN	MAXIMUM
N	8	8
А	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27 [	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012



## ICS8304-01

# Low Skew, 1-to-4 LVCMOS / LVTTL Inverting Fanout Buffer

#### TABLE 6. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8304M-01	8304AM01	8 lead SOIC	96 per tube	0°C to 70°C
ICS8304M-01T	8304AM01	8 lead SOIC on Tape and Reel	2500	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



# ICS8304-01 Low Skew, 1-to-4 LVCMOS / LVTTL Inverting Fanout Buffer

	REVISION HISTORY SHEET							
Rev	Table	Page	Description of Change	Date				
	4A	3	AC Characteristics Table - revised ${\rm tp_{LH}}$ row to ${\rm t_{PD}}$ and revised NOTE 1. Deleted ${\rm tp_{HL}}$ row.					
В	4B	4	AC Characteristics Table - revised ${\rm tp_{LH}}$ row to ${\rm t_{PD}}$ and revised NOTE 1. Deleted ${\rm tp_{HL}}$ row.	4/9/02				
		6 & 7	Updated Figures.					
С	4A	3	AC Characteristics Table - changed tsk(pp) Part-to-Part Skew from 250ps Max. to 600ps Max.	5/20/02				
	4B	4	AC Characteristics Table - changed tsk(pp) Part-to-Part Skew from 250ps Max. to 600ps Max.	5/20/02				
С	6	10	Ordering Information, updated marking from 8304-01 to 8304AM01	6/17/02				