

5V RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The ALD1702/ALD1703 is a monolithic operational amplifier intended primarily for a wide range of analog applications in +5V single power supply and \pm 5V dual power supply systems as well as +4V to +12V battery operated systems. All device characteristics are specified for +5V single supply or \pm 2.5V dual supply systems. It is manufactured with Advanced Linear Devices' enhanced ACMOS silicon gate CMOS process.

The device is designed to offer a balanced trade-off of performance parameters providing a wide range of desired specifications. It offers the industry pin configuration of μ A741 and ICL7611 types.

The ALD1702/ALD1703 has been developed specifically with the 5V single supply or ± 2.5 dual supply user in mind. Several important characteristics of the device make many applications easy to implement for these supply voltages. First, the operational amplifier can operate with rail to rail input and output voltages. This feature allows numerous analog serial stages to be implemented without losing operating voltage margin. Secondly, the device was designed to accommodate mixed applications where digital and analog circuits may work off the same 5V power supply. Thirdly, the output stage can drive up to 400pF capacitive and 5K Ω resistive loads in non-inverting unity gain connection and double the capacitance in the inverting unity gain mode.

These features, coupled with extremely low input currents, high voltage gain, useful bandwidth of 1.5MHz, slew rate of $2.1V/\mu s$, low power dissipation, low offset voltage and temperature drift, make the ALD1702/ALD1703 a truly versatile, user friendly, operational amplifier.

The ALD1702/ALD1703 is designed and fabricated with silicon gate CMOS technology, and offers 1pA typical input bias current. On-chip offset voltage trimming allows the device to be used without nulling in most applications. The device offers typical offset drift of less than 7μ V/°C which eliminates many trim or temperature compensation circuits. For precision applications, the ALD1702 is designed to settle to 0.01% in 8µs.

FEATURES

- Rail-to-rail input and output voltage ranges
- All parameters specified for +5V single supply or ±2.5V dual supply systems.
- High load capacitance capability --4000pF typical
- No frequency compensation required -unity gain stable
- Extremely low input bias currents --1.0pA typical (30pA max.)
- Ideal for high source impedance applications
- Dual power supply ± 2.5 V to ± 5.0 V operation
- Single power supply +5V to +12V operation
- High voltage gain -- typically 85V/mV @ ±2.5V and 250V/mV @ ±5.0V
- Drive as low as 2KΩ load with 5mA drive current
- Output short circuit protected
- Unity gain bandwidth of 1.5MHz (1.0MHz min.)
- Slew rate of 2.1V/ μ s (1.4V/ μ s min.)
- Low power dissipation

APPLICATIONS

- Voltage amplifier
- Voltage follower/buffer
- Charge integrator
- Photodiode amplifier
- Data acquisition systems
- High performance portable instruments
- Signal conditioning circuits
- Sensor and transducer amplifiers
- · Low leakage amplifiers
- Active filters
- Sample/Hold amplifier
- Picoammeter
- Current to voltage converter
- Coaxial cable driver

PIN CONFIGURATION

ORDERING INFORMATION

Operating Temperature Range											
-55°C to +125°C	0°C to +70°C	0°C to +70°C									
8-Pin	8-Pin	8-Pin									
CERDIP	Small Outline	Plastic Dip									
Package	Package (SOIC)	Package									
ALD1702A DA	ALD1702A SA	ALD1702A PA									
ALD1702B DA	ALD1702B SA	ALD1702B PA									
ALD1702 DA	ALD1702 SA	ALD1702 PA									
ALD1703 DA	ALD1703 SA	ALD1703 PA									

* Contact factory for industrial temperature range

©2005.1 Advanced Linear Devices, Inc. 415 Tasman Drive, Sunnyvale, California 94089 -1706 Tel: (408) 747-1155 Fax: (408) 747-1286 http://www.aldinc.com

N/C 1 8 N/C 7 2 V+ -IN +IN 3 6 OUT 4 5 N/C TOP VIEW DA, PA, SA PACKAGE * N/C Pin is internally connected. Do not connect externally.

ABSOLUTE MAXIMUM RATINGS

Supply voltage, V+		13.2V
Differential input voltage range		-0.3V to V++0.3V
Power dissipation		600 mW
Operating temperature range	PA, SA package	0°C to +70°C
	DA package	-55°C to +125°C
Storage temperature range —		65°C to +150°C
Lead temperature, 10 seconds		+260°C

OPERATING ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C V_S = \pm 2.5V$ unless otherwise specified

			1702/	4		1702B		1702				1703			Test
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Supply Voltage	V _S V+	±2.0 4.0		±6.0 12.0	±2.0 4.0		±6.0 12.0	±2.0 4.0		±6.0 12.0	±2.0 4.0		±6.0 12.0	v	Single Supply
Input Offset Voltage	V _{OS}			0.9 1.7			2.0 2.8			4.5 5.3			10.0 11.0	mV mV	R _S ≤ 100KΩ 0°C ≤T _A ≤ +70°C
Input Offset Current	I _{OS}		1.0	25 240		1.0	25 240		1.0	25 240		1.0	30 450	pA pA	$\begin{array}{l} T_A \ = 25^\circ C \\ 0^\circ C \leq T_A \leq +70^\circ C \end{array}$
Input Bias Current	Ι _Β		1.0	30 300		1.0	30 300		1.0	30 300		1.0	50 600	pA pA	$T_A = 25^{\circ}C$ $0^{\circ}C \le T_A \le +70^{\circ}C$
Input Voltage Range	V _{IR}	-0.3 -2.8		5.3 2.8	-0.3 -2.8		5.3 2.8	-0.3 -2.8		5.3 2.8	0.15 -2.35		4.85 2.35	V V	$V^+ = +5V$ $V_S = \pm 2.5V$
Input Resistance	R _{IN}		10 ¹²			10 ¹²			10 ¹²			10 ¹²		Ω	
Input Offset Voltage Drift	TCV _{OS}		7			7			7			10		μV/°C	$R_S \le 100 K\Omega$
Power Supply Rejection Ratio	PSRR	70 70	80 80		65 65	80 80		65 65	80 80		60 60	80 80		dB dB	$\begin{array}{l} R_S \ \leq 100 K\Omega \\ 0^\circ C \leq T_A \leq +70^\circ C \end{array}$
Common Mode Rejection Ratio	CMRR	70 70	83 83		65 65	83 83		65 65	83 83		60 60	83 83		dB dB	R _S ≤100KΩ 0°C ≤ T _A ≤ +70°C
Large Signal Voltage Gain	A _V	50 20	85 400		50 20	85 400		50 20	85 400		32 10	85 300		V/mV V/mV V/mV	$\begin{aligned} R_L =& 10 K \Omega \\ R_L \geq & 1M \Omega \\ R_L =& 10 K \Omega \\ 0^\circ C \leq & T_A \leq +70^\circ C \end{aligned}$
Output Voltage	V _O low V _O high	4.99	0.002 4.998	0.01	4.99	0.002 4.998	0.01	4.99	0.002 4.998	0.01	4.99	0.002 4.998	0.01	V V	$\begin{aligned} R_L =& 1M\Omega \ V^+ = 5V \\ & 0^\circC \leq T_A \leq +& 70^\circC \end{aligned}$
Range	V _O low V _O high	2.35	-2.44 2.44	-2.35	2.35	-2.44 2.44	-2.35	2.35	-2.44 2.44	-2.35	2.3	-2.4 2.4	-2.3	V	R _L =10KΩ 0°C ≤ T _A ≤ +70°C
Output Short Circuit Current	I _{SC}		8			8			8			8		mA	
Supply Current	IS		1.1	2.0		1.1	2.0		1.1	2.0		1.1	2.5	mA	V _{IN} = 0V No Load
Power Dissipation	PD		5.5	10.0		5.5	10.0		5.5	10.0		5.5	12.5	mW	$V_{S} = \pm 2.5 V$
Input Capacitance	C _{IN}		1			1			1			1		pF	
Bandwidth	B _W	1.0	1.5		1.0	1.5		1.0	1.5		0.7	1.5		MHz	
Slew Rate	S _R	1.4	2.1		1.4	2.1		1.4	2.1		1.1	2.1		V/µs	$A_V = +1$ $R_L = 10K\Omega$
Rise time	tr		0.2			0.2			0.2			0.2		μs	R _L = 10KΩ C _L = 100pF

ALD1702A/ALD1702B ALD1702/ALD1703

OPERATING ELECTRICAL CHARACTERISTICS (cont'd) T_A = 25°C $~V_S$ = $\pm 2.5V~$ unless otherwise specified

		1702A		1702B			1702			1703				Test	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Overshoot Factor			10			10			10			10		%	$R_L = 10K\Omega$ $C_L = 100pF$
Maximum Load Capacitance	CL		400 4000			400 4000			400 4000			400 4000		pF pF	Gain = 1 Gain = 5
Input Noise Voltage	e _n		26			26			26			26		nV/√Hz	f =1KHz
Input Current Noise	in		0.6			0.6			0.6			0.6		fA/√Hz	f =10Hz
Settling Time	t _s		8.0 3.0			8.0 3.0			8.0 3.0			8.0 3.0		μs μs	0.01% 0.1% A _V = -1 R _L =5KΩ C _L =50pF

$T_A=25^\circ C~V_S=\pm 5.0 V$ unless otherwise specified

		1702A		1702B			1702				1703			Test	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Power Supply Rejection Ratio	PSRR		83			83			83			83		dB	R _S ≤ 100KΩ
Common Mode Rejection Ratio	CMRR		83			83			83			83		dB	R _S ≤ 100KΩ
Large Signal Voltage Gain	A _V		250			250			250			250		V/mV	$R_L = 10K\Omega$
Output Voltage Range	V _O low V _O high	4.8	-4.9 4.93	-4.8	4.8	-4.9 4.93	-4.8	4.8	-4.9 4.93	-4.8	4.8	-4.9 4.93	-4.8	V	R _L =10KΩ
Bandwidth	B _W		1.7			1.7			1.7			1.7		MHz	
Slew Rate	S _R		2.8			2.8			2.8			2.8		V/µs	$A_V = +1$ $C_L = 50 pF$

Vs = +5V -55°C \leq TA \leq +125°C unless otherwise specified

		· /	1702A DA	4		1702B [DA 🛛		1702 DA			Test
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Input Offset Voltage	V _{OS}			3.0			4.0			6.5	mV	R _S ≤ 100KΩ
Input Offset Current	I _{OS}			8.0			8.0			8.0	nA	
Input Bias Current	Ι _Β			10.0			10.0			10.0	nA	
Power Supply Rejection Ratio	PSRR	60	75		60	75		60	75		dB	R _S ≤ 100KΩ
Common Mode Rejection Ratio	CMRR	60	83		60	83		60	83		dB	R _S ≤ 100KΩ
Large Signal Voltage Gain	A _V	10	25		10	25		7	25		V/ mV	R _L = 10KΩ
Output Voltage Range	V _O low V _O high	4.8	0.1 4.9	0.2	4.8	0.1 4.9	0.2	4.8	0.1 4.9	0.2	V	R _L = 10KΩ

ALD1702A/ALD1702B ALD1702/ALD1703


Downloaded from Elcodis.com electronic components distributor

Design & Operating Notes:

- 1. The ALD1702/ALD1703 CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. In a conventional CMOS operational amplifier design, compensation is achieved with a pole splitting capacitor together with a nulling resistor. This method is, however, very bias dependent and thus cannot accommodate the large range of supply voltage operation as is required from a stand alone CMOS operational amplifier. The ALD1702 is internally compensated for unity gain stability using a novel scheme that does not use a nulling resistor. This scheme produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency. A unity gain buffer using the ALD1702 will typically drive 400pF of external load capacitance without stability problems. In the inverting unity gain configuration, it can drive up to 800pF of load capacitance. Compared to other CMOS operational amplifiers, the ALD1702 has shown itself to be more resistant to parasitic oscillations.
- 2. The ALD1702/ALD1703 has complementary p-channel and n-channel input differential stages connected in parallel to accomplish rail to rail input common mode voltage range. This means that with the ranges of common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5V above the negative supply voltage. Since offset voltage trimming on the ALD1702/ALD1703 is made when the input voltage is symmetrical to the supply voltages, this internal switching does not affect a large variety of applications such as an inverting amplifier or non-inverting amplifier with a gain larger than 2.5 (5V operation), where the common mode voltage does not make excursions below this switching point. The user should however, be

aware that this switching does take place if the operational amplifier is connected as a unity gain buffer and should make provision in his design to allow for input offset voltage variations.

- 3. The input bias and offset currents are essentially input protection diode reverse bias leakage currents, and are typically less than 1pA at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. Normally, this extremely high input impedance of greater than $10^{12}\Omega$ would not be a problem as the source impedance would limit the node impedance. However, for applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.
- 4. The output stage consists of class AB complementary output drivers, capable of driving a low resistance load. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor. When connected in the voltage follower configuration, the oscillation resistant feature, combined with the rail to rail input and output feature, makes an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks.
- 5. The ALD1702/ALD1703 operational amplifier has been designed to provide full static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields that may degrade a diode junction, causing increased input leakage currents. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages to not exceed 0.3V of the power supply voltage levels.




TYPICAL PERFORMANCE CHARACTERISTICS


Downloaded from Elcodis.com electronic components distributor

Advanced Linear Devices


TYPICAL PERFORMANCE CHARACTERISTICS




INPUT OFFSET VOLTAGE AS A FUNCTION OF AMBIENT TEMPERATURE




OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF LOAD RESISTANCE




VOLTAGE NOISE DENSITY AS A FUNCTION OF FREQUENCY







INPUT OFFSET VOLTAGE AS A FUNCTION OF COMMON MODE INPUT VOLTAGE



LARGE - SIGNAL TRANSIENT RESPONSE



SMALL - SIGNAL TRANSIENT RESPONSE





Advanced Linear Devices

Downloaded from Elcodis.com electronic components distributor

TYPICAL APPLICATIONS

RAIL TO RAIL VOLTAGE FOLLOWER/BUFFER






RAIL-TO-RAIL WAVEFORM

Performance waveforms. Upper trace is the output of a Wien Bridge Oscillator. Lower trace is the output of Rail-to-rail voltage follower.


LOW OFFSET SUMMING AMPLIFIER


PHOTO DETECTOR CURRENT TO VOLTAGE CONVERTER



WIEN BRIDGE OSCILLATOR (RAIL-TO -RAIL) SINE WAVE GENERATOR







ALD1702A/ALD1702B ALD1702/ALD1703

Downloaded from Elcodis.com electronic components distributor