



Rugged 3.3V, 20Mbps, 8 Channel Multiprotocol Transceiver with Programmable DCE/DTE and Termination Resistors

FEATURES

■ Fast 20Mbps Differential Transmission Rates

■ Internal Transceiver Termination Resistors for V.11 & V.35

■ Interface Modes:

✓ RS-232 (V.28) ✓ EIA-530 (V.10 & V.11) ✓ EIA-530A (V.10 & V.11) ✓ X.21 (V.11) ✓ RS-449/V.36 ✓ V.35 (V.35 & V.28) (V.10 & V.11)

- Protocols are Software Selectable with 3-Bit Word
- Eight (8) Drivers and Eight (8) Receivers
- Termination Network Disable Option
- Internal Line or Digital Loopback for Diagnostic Testing
- Certified conformance to NET1/NET2 and TBR-1 TBR-2 by TUV Rheinland (TBR2/30451940.001/04)
- Easy Flow-Through Pinout
- +3.3V Only Operation
- Individual Driver and Receiver Enable/Disable Controls
 Secure Communication Terminals
- Operates in either DTE or DCE Mode

Now Available in Lead Free Packaging

Refer to page 9 for pinout

APPLICATIONS

- Router
- Frame Relay
- CSU
- DSU
- PBX

DESCRIPTION

The SP3508 is a monolithic device that supports eight (8) popular serial interface standards for Wide Area Network (WAN) connectivity. The SP3508 is fabricated using a low power BiCMOS process technology, and incorporates a Sipex regulated charge pump allowing +3.3V only operation. Sipex's patented charge pump provides a regulated output of ±5.5V, which will provide enough voltage for compliant operation in all modes. Eight (8) drivers and eight (8) receivers can be configured via software for any of the above interface modes at any time. The SP3508 requires no additional external components for compliant operation for all of the eight (8) modes of operation other than six capacitors used for the internal charge pump. All necessary termination is integrated within the SP3508 and is switchable when V.35 drivers and V.35 receivers, or when V.11 receivers are used. The SP3508 provides the controls and transceiver availability for operating as either a DTE or DCE.

Additional features with the SP3508 include internal loopback that can be initiated in any of the operating modes by use of the LOOPBACK pin. While in loopback mode, receiver outputs are internally connected to driver inputs creating an internal signal path bypassing the serial communications controller for diagnostic testing. The SP3508 also includes a latch enable pin with the driver and receiver address decoder. The internal V.11 or V.35 termination can be switched off using a control pin (TERM OFF) for monitoring applications. All eight (8) drivers and receivers in the SP3508 include separate enable pins for added convenience. The SP3508 is ideal for WAN serial ports in networking equipment such as routers, access concentrators, network muxes, DSU/CSU's, networking test equipment, and other access devices.

Applicable U.S. Patents-5,306,954; and others patents pending

ABSOLUTE MAXIMUM RATINGS

V _{CC}	+7V
Input Voltages:	
Logic	0.3V to (V _{cc} +0.5V)
Drivers	0.3V to (V _{cc} +0.5V)
Receivers	±15.5V
Output Voltages:	
Logic	0.3V to (V _{cc} +0.5V)
	±12V
Receivers	0.3V to (V _{cc} +0.5V)
Receivers Storage Temperature	65°C to +150°C
Power Dissipation	1520mW
(derate 19.0mW/°C above +70°C)	

Package Derating:	
Ø _{IA}	36.9 °C/W
a	6.5 °C/W

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

STORAGE CONSIDERATIONS

Due to the relatively large package size of the 100-pin quad flatpack, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below 40°C and 60%RH. If the parts are removed from the bag, they should be used within 48 hours or stored in an environment at or below 20%RH. If the above conditions cannot be followed, the parts should be baked for four hours at 125°C in order to remove moisture prior to soldering. Sipex ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator card and desiccant pack. The humidity indicator should be below 30%RH.

ELECTRICAL SPECIFICATIONS

T_A = 0 to 70°C and V_{CC} = 3.3V ± 5% unless otherwise noted. The ♦ denotes the specifications which apply over the full operating temperature range (-40°C to +85°C), unless otherwise specified.

PARAMETER	MIN.	TYP.	MAX.		UNITS	CONDITIONS		
LOGIC INPUTS		-			-			
V _{IL}			0.8	•	٧			
V _{IH}	2.0			•	V			
LOGIC OUTPUTS	-	-	-		-			
V _{OL}			0.4	•	V	IOUT= - 3.2mA		
V _{OH}	V _{CC} - 0.6	V _{cc} - 0.3		•	V	IOUT= 1.0mA		
V.28 DRIVER DC Parameter	s (Output	is)	•					
Outputs								
Open Circuit Voltage			±10	•	V	per Figure 1		
Loaded Voltage	±5.0			•	V	per Figure 2		
Short-Circuit Current			±100	•	mA	per Figure 4		
Power-Off Impedance	300			•	Ω	per Figure 5		
V.28 DRIVER AC Parameter	s (Output	is)	-			V _{cc} = +3.3V for AC parameters		
Transition Time			1.5	•	μs	per Figure 6, +3V to -3V		
Instantaneous Slew Rate			30		V/μs	per Figure 3		
Propagation Delay: t _{PHL}	0.5	1.0	3.0	•	μs			
Propagation Delay: t _{PLH}	0.5	1.0	3.0	*	μs			
Max.Transmission Rate	120	230		•	kbps			

PARAMETER	MIN.	TYP.	MAX.		UNITS	CONDITIONS		
V.28 RECEIVER DC Paramete	ers (Input	s)	•					
Input Impedance	3		7	•	kΩ	per Figure 7		
Open-Circuit Bias			+2.0	•	٧	per Figure 8		
HIGH Threshold		1.7	3.0	•	٧			
LOW Threshold	0.8	1.2		•	٧			
V.28 RECEIVER AC Paramete	ers		•			V_{cc} = +3.3V for AC parameters		
Propagation Delay: t _{PHL}		100	500		ns			
Propagation Delay: t _{PLH}		100	500		ns			
Max Transmission Rate	120	235			kbps			
V.10 DRIVER DC Parameters	(Outputs	s)	•					
Open Circuit Voltage	±4.0		±6.0	•	٧	per Figure 9		
Test-Terminated Voltage	0.9V _{oc}				٧	per Figure 10		
Short-Circuit Current			±150		mA	per Figure 11		
Power-Off Current			±100	•	μΑ	per Figure 12		
V.10 DRIVER AC Parameters	(Outputs	s)				V _{cc} = +3.3V for AC parameters		
Transition Time			200	•	ns	per Figure 13; 10% to 90%		
Propagation Delay: t _{PHL}		100	500	•	ns			
Propagation Delay: t _{PLH}		100	500	•	ns			
Max Transmission Rate	120			•	kbps			
V.10 RECEIVER DC Paramete	ers (Input	s)	•					
Input Current	-3.25		+3.25		mA	per Figures 14 and 15		
Input Impedance	4			•	kΩ			
Sensitivity			±0.3	•	٧			
V.10 RECEIVER AC Paramete	ers					V _{cc} = +3.3V for AC parameters		
Propagation Delay: t _{PHL}		120	250	•	ns			
Propagation Delay: t _{PLH}		120	250	*	ns			
Max Transmission Rate	120			•	kbps			

PARAMETER	MIN.	TYP.	MAX.		UNITS	CONDITIONS
V.11 DRIVER DC Parameters	(Outputs)		•			
Open Circuit Voltage (V _{OC})			±6.0	•	٧	per Figure 16
Test Terminated Voltage	±2.0			•	V	per Figure 17
	0.5(V _{oc})			•	V	
Balance			±0.4		V	per Figure 17
Offset			+3.0	•	V	per Figure 17
Short-Circuit Current			±150	•	mA	per Figure 18
Power-Off Current			±100	•	μΑ	per Figure 19
V.11 DRIVER AC Parameters	(Outputs)		•			V _{cc} = +3.3V for AC parameters
Transition Time			10	•	ns	per Figures 21 and 35; 10% to 90% Using CL = 50pF;
Propagation Delay: t _{PHL}		30	60	•	ns	per Figures 32 and 35
Propagation Delay: t _{PLH}		30	60	•	ns	per Figures 32 and 35
Differential Skew		5	10	•	ns	per Figures 32 and 35
Max.Transmission Rate	20			•	Mbps	
V.11 RECEIVER DC Paramet	ers (Inputs	s)				
Common Mode Range	-7		+7	•	V	
Sensitivity			±0.2	•	V	
Input Current	-3.25		±3.25		mA	per Figure 20 and 22; power on or off
Current w/ 100Ω Termination			±60.7-		mA	per Figure 23 and 24
Input Impedance	4			•	kΩ	
V.11 RECEIVER AC Paramete	ers					V_{cc} = +3.3V for AC parameters Using CL = 50pF
Propagation Delay: t _{PHL}		30	60		ns	per Figures 32 and 37
Propagation Delay: t _{PLH}		30	60		ns	per Figures 32 and 37
Skew		5	10		ns	per Figure 32
Max Transmission Rate	20				Mbps	

ELECTRICAL SPECIFICATIONS

PARAMETER	MIN.	TYP.	MAX.		UNITS	CONDITIONS
V.35 DRIVER DC Parameters	(Outputs	5)				
Open Circuit Voltage			±1.20		V	per Figure 16
Test Terminated Voltage	±0.44		±0.66		V	per Figure 25
Offset			±0.6	•	V	per Figure 25
Output Overshoot	-0.2V-		+0.2- V _{ST}	•	V	per Figure 25; V _{ST} = Steady state value
Source Impedance	50		150	•	Ω	per Figure 26; Z _s = V ₂ /V ₁ x 50
Short-Circuit Impedance	135		165		Ω	per Figure 27
V.35 DRIVER AC Parameters	(Outputs	s)				V _{cc} = +3.3V for AC parameters
Transition Time			20	•	ns	
Propagation Delay: t _{PHL}		30	60	•	ns	per Figures 32 and 35; C _L = 20pF
Propagation Delay: t _{PLH}		30	60	•	ns	per Figures 32 and 35; C _L = 20pF
Differential Skew			5	•	ns	per Figures 32 and 35; C _L = 20pF
Max.Transmission Rate	20			•	Mbps	
V.35 RECEIVER DC Paramete	rs (Inpu	ts)				
Sensitivity		±50	±200	•	mV	
Source Impedance	90		110		Ω	per Figure 29; $Z_s = V_2/V_1 \times 50\Omega$
Short-Circuit Impedance	135		165		Ω	per Figure 30
V.35 RECEIVER AC Paramete	rs					V _{cc} = +5V for AC parameters
Propagation Delay: t _{PHL}		30	60		ns	per Figures 32 and 37; C _L = 20pF
Propagation Delay: t _{PLH}		30	60		ns	per Figures 32 and 37; C _L = 20pF
Skew		5	10		ns	per Figures 32; C _L = 20pF
Max.Transmission Rate	20				Mbps	
TRANSCEIVER LEAKAGE CU	IRRENTS	5				
Driver Output 3-State Current			200		μΑ	per Figure 31; Drivers disabled
Receiver Output 3-State Current		1	10		μΑ	D _x = 111

ELECTRICAL SPECIFICATIONS


PARAMETER	MIN.	TYP.	MAX.		UNITS	CONDITIONS		
POWER REQUIREMENTS	•							
V _{cc}	3.15	3.3	3.45		V			
I _{cc} (No Mode Selected)		1		•	μΑ	All I_{CC} values are with $V_{CC} = +3.3V$		
V.28/RS-232)		95		•	mA	f _{IN} = 230kbps; Drivers active & loaded		
(V.11/RS-422)		230		•	mA	f _{IN} = 20Mbps; Drivers active & loaded		
(EIA-530 & RS-449)		270		•	mA	f _{IN} = 20Mbps; Drivers active & loaded		
(V.35)		170		•	mA	V.35 @ fl _N = 20Mbps, V.28 @ 230kbps		

 $T_A = 0$ to $70^{\circ}C$ and $V_{CC} = +3.3V$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER DELAY TIME BETWEEN	ACTIVE	MODE A	ND TRI	-STATE N	NODE
RS-232/V.28					
t _{PZL} ; Tri-state to Output LOW		0.70	5.0	μS	C _L = 100pF, Fig. 33 & 39 ; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.40	2.0	μS	C _L = 100pF, Fig. 33 & 39 ; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state		0.20	2.0	μS	C _L = 100pF, Fig. 33 & 39 ; S ₁ closed
t_{PHZ} ; Output HIGH to Tri-state		0.40	2.0	μS	C _L = 100pF, Fig. 33 & 39 ; S ₂ closed
RS-423/V.10					
t _{PZL} ; Tri-state to Output LOW		0.15	2.0	μS	C _L = 100pF, Fig. 33 & 39 ; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.20	2.0	μS	C _L = 100pF, Fig. 33 & 39 ; S ₂ closed
t_{PLZ} ; Output LOW to Tri-state		0.20	2.0	μS	C _L = 100pF, Fig. 33 & 39 ; S ₁ closed
t_{PHZ} ; Output HIGH to Tri-state		0.15	2.0	μS	C _L = 100pF, Fig. 33 & 39 ; S ₂ closed
RS-422/V.11					
t _{PZL} ; Tri-state to Output LOW		2.80	10.0	μS	C _L = 100pF, Fig. 33 & 36 ; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μS	C _L = 100pF, Fig. 33 & 36 ; S ₂ closed
t_{PLZ} ; Output LOW to Tri-state		0.10	2.0	μS	C _L = 15pF, Fig. 33 & 36 ; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.10	2.0	μS	C _L = 15pF, Fig. 33 & 36 ; S ₂ closed
V.35					
t _{PZL} ; Tri-state to Output LOW		2.60	10.0	μS	C _L = 100pF, Fig. 33 & 36 ; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μS	C _L = 100pF, Fig. 33 & 36 ; S ₂ closed
t_{PLZ} ; Output LOW to Tri-state		0.10	2.0	μS	C _L = 15pF, Fig. 33 & 36 ; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.15	2.0	μS	C _L = 15pF, Fig. 33 & 36 ; S ₂ closed
RECEIVER DELAY TIME BETWE	EN ACT	IVE MOD	E AND 1	TRI-STAT	E MODE
RS-232/V.28					
t _{PZL} ; Tri-state to Output LOW		0.12	2.0	μS	C _L = 100pF, Fig. 34 & 37 ; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μS	C _L = 100pF, Fig. 34 & 37 ; S ₂ closed
t_{PLZ} ; Output LOW to Tri-state		0.10	2.0	μS	C _L = 100pF, Fig. 34 & 37 ; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.10	2.0	μS	C _L = 100pF, Fig. 34 & 37 ; S ₂ closed
RS-423/V.10					
t_{PZL} ; Tri-state to Output LOW		0.10	2.0	μs	C _L = 100pF, Fig. 34 & 37 ; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μS	C _L = 100pF, Fig. 34 & 37 ; S ₂ closed
t_{PLZ} ; Output LOW to Tri-state		0.10	2.0	μS	C _L = 100pF, Fig. 34 & 37 ; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.10	2.0	μS	C _L = 100pF, Fig. 34 & 37 ; S ₂ closed

 T_A = 0 to 70°C and V_{CC} = +3.3V unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS-422/V.11					
t _{PZL} ; Tri-state to Output LOW		0.10	2.0	μS	C _L = 100pF, Fig. 34 & 38 ; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μS	C _L = 100pF, Fig. 34 & 38 ; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state		0.10	2.0	μS	C _L = 15pF, Fig. 34 & 38 ; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.10	2.0	μS	C _L = 15pF, Fig. 34 & 38 ; S ₂ closed
V.35					
t _{PZL} ; Tri-state to Output LOW		0.10	2.0	μS	C _L = 100pF, Fig. 34 & 38 ; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μS	C _L = 100pF, Fig. 34 & 38 ; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state		0.10	2.0	μS	C _L = 15pF, Fig. 34 & 38 ; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.10	2.0	μS	C _L = 15pF, Fig. 34 & 38 ; S ₂ closed
TRANSCEIVER TO TRANSCEIVER	VER SKE	W		(per Figu	ures 32, 35, 37)
RS-232 Driver		100		ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$
		100		ns	$[(t_{plh})_{Tx1} - (t_{plh})_{Txn}]$
RS-232 Receiver		20		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
		20		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
RS-422 Driver		2		ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$
		2		ns	$[(t_{pih})_{Tx1} - (t_{pih})_{Txn}]$
RS-422 Receiver		3		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
		3		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
RS-423 Driver		5		ns	$[(t_{phl})_{Tx2} - (t_{phl})_{Txn}]$
		5		ns	$[(t_{plh})_{Tx2} - (t_{plh})_{Txn}]$
RS-423 Receiver		5		ns	$[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$
		5		ns	$[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$
V.35 Driver		4		ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$
		4		ns	$[(t_{plh})_{Tx1} - (t_{plh})_{Txn}]$
V.35 Receiver		6		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
		6		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
		1		1	



		SP3508 Pin D	esignation			
Pin Number	Pin Name	Description	Pin Number	Pin Name	Description	
1	GND	Signal Ground	51	RT(B)	RxC Non-Inverting Input	
2	SDEN	TxD Driver Enable Input	52	RT(A)	RxC Inverting Input	
3	TTEN	TxCE Driver Enable Input	53	TxC(B)	TxC Non-Inverting Input	
4	STEN	ST Driver Enable Input	54	GND		
5	RSEN	RTS Driver Enable Input	55		Signal Ground	
6		'	56	TxC(A)	TxC Inverting Input CTS Non-Inverting Input	
7	TREN	DTR Driver Enable Input		CS(B)	• •	
	RRCEN	DCD Driver Enable Input	57	CS(A)	CTS Inverting Input	
8	RLEN	RL Driver Enable Input	58	DM(B)	DSR Non-Inverting Input	
9	LLEN	LL Driver Enable Input	59	DM(A)	DSR Inverting Input	
10	RDEN	RxD Receiver Enable Input	60	GNDV10	V.10 Rx Reference Node	
11	RTEN	RxC Receiver Enable Input	61	RRT(B)	DCD _{DTE} Non-Inverting Input	
12	TxCEN	TxC Receiver Enable Input	62	RRT(A)	DCD _{DTE} Inverting Input	
13	CSEN	CTS Receiver Enable Input	63	IC	RI Receiver Input	
14	DMEN	DSR Receiver Enable Input	64	TM(A)	TM Receiver Input	
15	RRTEN	DCD _{DTE} Receiver Enable Input	65	LL(A)	LL Driver Output	
16	ĪCEN	RI Receiver Enable Input	66	VCC	Power Supply Input	
17	TMEN	TM Receiver Enable Input	67	RL(A)	RL Driver Output	
18	D0	Mode Select Input	68	VSS1	-2xVCC Charge Pump Outp	
19	D1	Mode Select Input	69	C2N	Charge Pump Capacitor	
20	D2	Mode Select Input	70	C1N	Charge Pump Capacitor	
21	D_LATCH	Decoder Latch Input	71	GND	Signal Ground	
22	TERM_OFF	Termination Disable Input	72	C2P	Charge Pump Capacitor	
23	VCC	Power Supply Input	73	VCC	Power Supply Input	
24	C3P	Charge Pump Capacitor	74	C1P	Charge Pump Capacitor	
25	GND	Signal Ground	75	GND	Signal Ground	
26	C3N	Charge Pump Capacitor	76	VDD	2xVCC Charge Pump Outpo	
27	VSS2	Minus VCC	77	RRC(B)	DCD _{DCE} Non-Inverting Out	
28	AGND	Signal Ground	78	VCC	Power Supply Input	
29	AVCC	Power Supply Input	79	RRC(A)	DCD _{DCE} Inverting Output	
30	LOOPBACK	Loopback Mode Enable Input	80	GND	Signal Ground	
31	TxD	TxD Driver TTL Input	81	RS(A)	RTS Inverting Output	
32	TxCE	TxCE Driver TTL Input	82	VCC	Power Supply Input	
33	ST	ST Driver TTL Input	83	RS(B)	RTS Non-Inverting Output	
		· ·				
34	RTS	RTS Driver TTL Input	84 85	GND TR(A)	Signal Ground	
35	DTR DCD DCE	DTR Driver TTL Input		TR(A)	DTR Inverting Output	
36	DCD_DCE	DCD _{DCE} Driver TTL Input	86	VCC	Power Supply Input	
37	RL	RL Driver TTL Input	87	TR(B)	DTR Non-Inverting Output	
38	LL	LL Driver TTL Input	88	GND	Signal Ground	
39	RxD	RxD Receiver TTL Output	89	ST(A)	ST Inverting Output	
40	RxC	RxC Receiver TTLOutput	90	VCC	Power Supply Input	
41	TxC	TxC Receiver TTL Output	91	ST(B)	ST Non-Inverting Output	
42	CTS	CTS Receiver TTL Output	92	GND	Signal Ground	
43	DSR	DSR Receiver TTL Output	93	TT(A)	TxCE Inverting Output	
44	DCD_DTE	DCD _{DTE} Receiver TTL Output	94	VCC	Power Supply Input	
45	RI	RI Receiver TTL Output	95	TT(B)	TxCE Non-Inverting Output	
46	TM	TM Receiver TTL Output	96	GND	Signal Ground	
47	GND	Signal Ground	97	SD(A)	TxD Inverting Output	
48	VCC	Power Supply Input	98	VCC	Power Supply Input	
49	RD(B)	RXD Non-Inverting Input	99	SD(B)	TxD Non-Inverting Output	
50	RD(A)	RXD Inverting Input	100	VCC	Power Supply Input	

SP3508 Driver Table

Driver Output Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
T ₁ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxD(a)
T ₁ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxD(b)
T ₂ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxCE(a)
T ₂ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxCE(b)
T ₃ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DCE(a)
T ₃ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DCE(b)
T₄OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	RTS(a)
T₄OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	RTS(b)
T₅OUT(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DTR(a)
T₅OUT(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DTR(b)
T ₆ OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DCE(a)
T ₆ OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DCE(b)
T ₇ OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RL
T ₈ OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	LL

Table 1. Driver Mode Selection

SP3508 Receiver Table

Receiver Input Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
R ₁ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxD(a)
R ₁ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxD(b)
R ₂ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxC(a)
R ₂ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxC(b)
R ₃ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DTE(a)
R ₃ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DTE(b)
R ₄ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	CTS(a)
R ₄ IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	CTS(b)
R ₅ IN(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DSR(a)
R ₅ IN(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DSR(b)
R ₆ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DTE(a)
R ₆ IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DTE(b)
R ₇ IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RI
R ₈ IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	TM

Table 2. Receiver Mode Selection

11




Figure 1. V.28 Driver Output Open Circuit Voltage




Figure 2. V.28 Driver Output Loaded Voltage




Figure 3. V.28 Driver Output Slew Rate




Figure 4. V.28 Driver Output Short-Circuit Current




Figure 5. V.28 Driver Output Power-Off Impedance




Figure 6. V.28 Driver Output Rise/Fall Times




Figure 7. V.28 Receiver Input Impedance




Figure 8. V.28 Receiver Input Open Circuit Bias




Figure 9. V.10 Driver Output Open-Circuit Voltage





Figure 10. V.10 Driver Output Test Terminated Voltage






Figure 11. V.10 Driver Outpilis Short Lein & Duiver Output Power-Off Current




Figure 13. V.10 Driver Output Transition Time




Figure 14. V.10 Receiver Input Current




Figure 15. V.10 Receiver Input IV Graph




Figure 16. V.11 Driver Output Open-Circuit Voltage




Figure 17. V.11 Driver Output Test Terminated Voltage




Figure 18. V.11 Driver Output Short-Circuit Current

14




Figure 19. V.11 Driver Output Power-Off Current




Figure 20. V.11 Receiver Input Current




Figure 21. V.11 Driver Output Rise/Fall Time




Figure 22. V.11 Receiver Input IV Graph

15




Figure 23. V.11 Receiver Input Current w/ Termination




Figure 24. V.11 Receiver Input Graph with Termination




Figure 25. V.35 Driver Output Test Terminated Voltage




Figure 26. V.35 Driver Output Source Impedance




Figure 27. V.35 Driver Output Short-Circuit Impedance




Figure 28. V.35 Driver Output Rise/Fall Time




Figure 29. V.35 Receiver Input Source Impedance




Figure 30. V.35 Receiver Input Short-Circuit Impedance




Figure 31. Driver Output Leakage Current Test





Figure 32. Driver/Receiver Timing Test Circuit






Figure 33. Driver Timing Test Load Circuit

Figure 34. Receiver Timing Test Load Circuit




Figure 35. Driver Propagation Delays




Figure 36. Driver Enable and Disable Times




Figure 37. Receiver Propagation Delays




Figure 38. Receiver Enable and Disable Times




Figure 39. V.28 (RS-232) and V.10 (RS-423) Driver Enable and Disable Times




Figure 40. Typical V.10 Driver Output Waveform.




Figure 41. Typical V.11 Driver Output Waveform.




Figure 42. Typical V.28 Driver Output Waveform.




Figure 43. Typical V.35 Driver Output Waveform.




Figure 44. Functional Diagram

The SP3508 contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP3508 offers the hardware interface modes for RS-232 (V.28), RS-449/V.36 (V.11 and V.10), EIA-530 (V.11 and V.10), EIA-530 (V.11 and V.10), V.35 (V.35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP3508 has eight drivers, eight receivers, and Sipex's patented on-board charge pump (5,306,954) that is ideally suited for wide area network connectivity and other multi-protocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, fail-safe when inputs are either open or shorted.

THEORY OF OPERATION

The SP3508 device is made up of

- 1) the drivers
- 2) the receivers
- 3) charge pumps
- 4) DTE/DCE switching algorithm
- 5) control logic.

Drivers

The SP3508 has eight enhanced independent drivers. Control for the mode selection is done via a three-bit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in Table 1.

There are four basic types of driver circuits – ITU-T-V.28 (RS-232), ITU-T-V.10 (RS-423), ITU-T-V.11 (RS-422), and CCITT-V.35.

The V.28 (RS-232) drivers output single-ended signals with a minimum of ± 5 V (with 3k Ω & 2500pF loading), and can operate over 120kbps. Since the SP3508 uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed ± 10 V. The V.28 driver architecture is similar to Sipex's standard line of RS-232 transceivers.

The RS-423 (V.10) drivers are also single-ended signals which produce open circuit V_{OL} and V_{OH} measurements of $\pm 4.0 \text{V}$ to $\pm 6.0 \text{V}$. When terminated with a 450 Ω load to ground, the driver output will not deviate more than 10% of the open circuit value. This is in compliance of the ITU V.10 specification. The V.10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V.10 driver can transmit over 120Kbps if necessary.

The third type of drivers are V.11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain $\pm 2V$ differential output levels with a load of 100Ω . The strength allows the SP3508 differential driver to drive over long cable lengths with minimal signal degradation. The V.11 drivers are used in RS-449, EIA-530, EIA-530A and V.36 modes as Category I signals which are used for clock and data. Sipex's new driver design over its predecessors allow the SP3508 to operate over 20Mbps for differential transmission.

The fourth type of drivers are V.35 differential drivers. There are only three available on the SP3508 for data and clock (TxD, TxCE, and TxC in DCE mode). These drivers are current sources that drive loop current through a differential pair resulting in a 550mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the V_{OH} and V_{OL} depending on load conditions. This termination network is basically a "Y" configuration consisting of two 51 Ω resistors connected in series and a 124 Ω resistor connected between the two 50 Ω resistors to GND. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on *Figure 44*. The enable pins have internal pull-up and pull-down devices, depending on the active polarity of the receiver, that enable the driver upon poweron if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3-state.

The driver inputs are both TTL or CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately $500k\Omega$.

Receivers

The SP3508 has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application.

Like the drivers, the receivers are prearranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required serial interface protocols of the receivers. *Table 1* shows the mode of each receiver in the different interface modes that can be selected. There are two basic types of receiver circuits—ITU-T-V .28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of ± 15 V and can receive signals downs to ± 3 V. The input sensitivity complies with RS-232 and V.28 at ± 3 V. The input impedance is $3k\Omega$ to $7k\Omega$ in accordance to RS-232 and V.28. The receiver output produces a TTL/CMOS signal with a +2.4V minimum for a logic "1" and a +0.4V maximum for a logic "0". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V.35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120kbps.

The second type of receiver is a differential type that can be configured internally to support ITU-T-V.10 and CCITT-V.35 depending on its input conditions. This receiver has a typical input impedance of $10k\Omega$ and a differential threshold of less than ± 200 mV, which complies with the ITU-T-V.11 (RS-422) specifications. V.11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X.21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V.10 circuits. The differential V.11 transceiver has improved architecture that allows over 20Mbps transmission rates.

Receivers dedicated for data and clock (RxD, RxC, TxC) incorporate internal termination for V.11. The termination resistor is typically 120Ω connected between the A and B inputs. The termination is essential for minimizing crosstalk and signal reflection over the transmission line . The minimum value is guaranteed to exceed 100Ω , thus complying with the V.11 and RS-422 specifications. This resistor is invoked when the receiver is operating as a V.11 receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X.21.

The same receivers also incorporate a termination network internally for V.35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two 51Ω resistors connected in series and a 124Ω resistor connected between the two 50Ω resistors and GND. The receiver itself is identical to the V.11 receiver.

The differential receivers can be configured to be ITU-T-V.10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V.10 receivers can operate over 120Kbps and are used in RS-449/V.36, E1A-530, E1A-530A and X.21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/ disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will either enable or disable the output of the receivers according to the appropriate active logic illustrated on *Figure 44*. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs are open, terminated but open, or shorted together. For single-ended V.28 and V.10 receivers, there are internal $5k\Omega$ pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

CHARGE PUMP

SP3508 uses an internal capacitive charge pump to generate Vdd and Vss. The design is Sipex patented (5,306,954) four-phased voltage shifting charge pump converters that converts the input voltage of 3.3V to nominal output voltages of +/-6V (Vdd & Vss1). SP3508 also includes an inverter block that inverts Vcc to -Vcc (Vss2). There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

4-phased doubler pump

Phase 1

- V_{SS1} charge storage -During this phase of the clock cycle, the positive side of capacitors C1 and C2 are initially charged to V_{CC} . C1+ is then switched to ground and the charge in C1- is transferred to C2-. Since C2+ is connected to V_{CC} , the voltage potential across capacitor C2 is now $2xV_{CC}$.




Figure 45. Charge Pump - Phase 1.

Phase 2

- V_{SS1} transfer -Phase two of the clock connects the negative terminal of C2 to the V_{SS1} storage capacitor and the positive terminal of C2 to ground, and transfers the negative generated voltage to C_{VSS1} . This generated voltage is regulated to -5.5V. Simultaneously, the positive side of the capacitor C1 is switched to V_{CC} and the negative side is connected to ground.




Figure 46. Charge Pump - Phase 2.

Phase 3

- V_{DD} charge storage -The third phase of the clock is identical to the first phase-the charge transferred in C1 produces - V_{CC} in the negative terminal of C1 which is applied to the negative side of the capacitor C2. Since C2+ is at V_{CC} , the voltage potential across C2 is $2xV_{CC}$.




Figure 47.Charge Pump - Phase 3.

Phase 4

- V_{DD} transfer -The fourth phase of the clock connects the negative terminal of C2 to ground, and transfers the generated 5.5V across C2 to C_{VDD} , the V_{DD} storage capacitor. This voltage is regulated to +5.5V. At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor C1 is switched to V_{CC} and the negative side is connected to ground, and the cycle begins again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present. Since both V+ and V- are separately generated from V_{CC} ; in a no-load condition V+ and V- will be symmetrical. Older charge pump approaches that generate V- from V+ will show a decrease in the magnitude of

V- compared to V+ due to the inherent inefficiencies in the design. The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as $1\mu F$ with a 16V breakdown voltage rating.




Figure 48. Charge Pump - Phase 4.

2-phased inverter pump

Phase 1

Please refer to figure below: In the first phase of the clock cycle, switches S2 and S4 are opened and S1 and S3 closed. This connects the flying capacitor, C3, from Vin to ground. C3 charge up to the input voltage applied at Vcc.

Phase 2

In the second phase of the clock cycle, switches S2 and S4 are closed and S1 and S3 are opened. This connects the flying capacitor, C3, in parallel with the output capacitor, C_{VSS2} . The Charge stored in C3 is now transferred to C_{VSS2} . Simultaneously, the negative side of C_{VSS2} is connected to V_{SS2} and the positive side is connected to ground. With the voltage across C_{VSS2} smaller than the voltage across C3, the charge flows from C3 to V_{VSS2} until the voltage at the V_{SS2} equals - V_{CC} .




Figure 49. Circuit for an Ideal Voltage Inverter.

SP3508 Multiprotocol Configured as DCE

			TMEN	17
62	TM(A)	Receiver_8	TM	46
			ICEN#	16
63	IC	Receiver_7	RI	45
61	RRT(B)		RRTEN#	15
62	RRT(A)	Receiver_6	DCD_DTE	44
58	DM(B)		DMEN#	14
59	DM(A)	Receiver_5	DSR	43
56	CS(B)		CSEN#	13
57	CS(A)	Receiver_4	CTS	42
53	TxC(B)		TxCEN#	12
55	TxC(A)	Receiver_3	TxC	41
51	RT(B)		RTEN#	11
52	RT(A)	Receiver_2	RxC	40
49	RD(B)		RDEN#	10
50	RD(A)	Receiver_1	RxD	39
			LLEN#	9
65	LL(A)	Driver_8	LL	38
			RLEN	8
67	RL(A)	Driver_7	RL	37
77	RRC(B)		RRCEN	7
79	RRC(A)	Driver_6	DCD_DCE	36
87	TR(B)		TREN	6
85	TR(A)	Driver_5	DTR	35
83	RS(B)		RSEN	5
81	RS(A)	Driver_4	RTS	34
91	ST(B)		STEN	4
89	ST(A)	Driver_3	ST	33
95	TT(B)		TTEN	3
93	(A)	Driver_2	TxCE	32
99	SD(B)		SDEN	2
97	SD(A)	Driver_1	TxD	31
Pin Number	Pin Mnemonic	Circuit	Pin Mnemonic	Pin Number
for	Connector		nterface to System Logic	Interface to
Port-	Interface to Port-			
	00111941104	Section of the sectio	0. 0000	

Spare drivers and receivers may be used for optional signals (Signal Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver

Recommended Signals and Port Pin Assignments

_		 									_			_	_	_	_		_	_	_		_	_				_	
	V.28	V.28			V.28		V.28			V.28		V.28	V.28	V.28		V.28		V.28		V.28		V.28		V.28		V.28	Type	Signal	RS
	ᆫ	몬			CD		CA			DA		BA	MT	CE		CF		CC		СВ		DB		DD		BB	nic	Mnemo	-232 or \
	18	21			20		4			24		2	25	22		8		6		5		15		17		3	Pin(F)	DR-25	RS-232 or V.24
	V.10	V.10		V.11	V.11	V.11	V.11		V.11	V.11	V.11	V.11	V.10		V.11		Signal												
	ᇿ	몬		CD(B)	CD(A)	CA(B)	CA(A)		DA(B)	DA(A)	BA(B)	BA(A)	MT		CF(B)	CF(A)	CC(B)	CC(A)	CB(B)	CB(A)	DB(B)	DB(A)	DD(B)	DD(A)	BB(B)	BB(A)	nic	Mnemo	EIA-530
	18	21		23	20	19	4		11	24	14	2	25		10		22	6	13	5	12	15	9	17	16	3		NR-25	0
	V.10	V.10		V.11	V.11	V.11	V.11		V.11	V.11	V.11	V.11	V.10		V.11	Type	Signal												
	ᇿ	몬		TR(B)	TR(A)	RS(B)	RS(A)		TT(B)	TT(A)	SD(B)	SD(A)	MT		RR(B)	RR(A)	DM(B)	DM(A)	CS(B)	CS(A)	ST(B)	ST(A)	RT(B)	RT(A)	RD(B)	RD(A)	nic	Mnemo	RS-449
	10	14		30	12	25	7		35	17	22	4	18		31	13	29	11	27	9	23	5	26	8	24	6	Pin(F)	DR-37	
	V.28	V.28			V.28		V.28		V.35	V.35	V.35	V.35	V.28	V.28		V.28		V.28		V.28	V.35	V.35	V.35	V.35	V.35	V.35	Туре	Signal	
	141	140			108		105		113	113	103	103	142	125		109		107		106	114	114	115	115	104	104	nic	2	V.35
	L	z			Н		С		W	U	S	Р	Z	J		٦		Э		D	AA	~	×	٧	7	R	Pin(F)	M2M	
						V.11	V.11		V.11	V.11	V.11	V.11							V.11		Signal								
						C(B)	C(A)		X(B)	X(A)	T(B)	(A)T							(B)I	(A)I	S(B)	S(A)	(B)B	B(A)	R(B)	R(A)	nic	Mnemo	X.21
						10	3		14**	7**	9	2							12	5	13	6	14**	7**	11	4	Pin(F)	DR-15	

Pin assignments and signal functions are subject to national or regional variation and proprietary / non-standard implementations

** X.21 use either B() or X(), not both

SP3508 Enhanced WAN Multi-Mode Serial Transceiver

27

DTE CONFIGURATION

			TMEN	17
64	TM(A)	Receiver_8	TM	46
			ICEN#	16
63	lC	Receiver_7	RI	45
61	RRT(B)		RRTEN#	15
62	RRT(A)	Receiver_6	DCD_DTE	44
58	DM(B)		DMEN#	14
59	DM(A)	Receiver_5	DSR	43
56	CS(B)		CSEN#	13
57	CS(A)	Receiver_4	CTS	42
53	TxC(B)		TxCEN#	12
55	TxC(A)	Receiver_3	TxC	41
51	RT(B)		RTEN#	11
52	RT(A)	Receiver_2	RxC	40
49	RD(B)		RDEN#	10
50	RD(A)	Receiver_1	RxD	39
			LLEN#	9
65	LL(A)	Driver_8	F	38
			RLEN	8
67	RL(A)	Driver_7	몬	37
77	RRC(B)		RRCEN	7
79	RRC(A)	Driver_6	DCD_DCE	36
87	TR(B)		TREN	6
85	TR(A)	Driver_5	DTR	35
83	RS(B)		RSEN	5
81	RS(A)	Driver_4	RTS	34
91	ST(B)		STEN	4
89	ST(A)	Driver_3	ST	33
95	TT(B)		TTEN	ω
93	(A)TT	Driver_2	TxCE	32
99	SD(B)		SDEN	2
97	SD(A)	Driver_1	TxD	31
Number	Pin Mnemonic	Circuit	Pin Mnemonic	Number
Pin				Pin
o Port- tor	Interface to Port- Connector		Interface to System Logic	Interface to
	ured as DTE	SP3508 Multiprotocol Configured as DTE	SP3508 Mult	

Spare drivers and receivers may be used for optional signals (Signal Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver

																										Ľ		
V.28	V.28		V.28		V.28		V.28		V.28		V.28		V.28	V.28	V.28			V.28		V.28			V.28		V.28	Type	Signal	RS
TM	CE		CF		CC		СВ		DB		DD		BB	רר	믿			CD		CA			DA		BA	nic	Signal Mnemo	RS-232 or V.24
25	22		8		6		5		15		17		3	18	21			20		4			24		2	Pin(M)	DB-25	V.24
V.10		V.11	V.10	V.10		V.11	V.11	V.11	V.11		V.11	V.11	V.11	V.11	Type	Signal												
TM		CF(B)	CF(A)	CC(B)	CC(A)	CB(B)	CB(A)	DB(B)	DB(A)	DD(B)	DD(A)	BB(B)	BB(A)	ᄕ	몬		CD(B)	CD(A)	CA(B)	CA(A)		DA(B)	DA(A)	BA(B)	BA(A)		Mnemo	EIA-530
25		10	8	22	6	13	5	12	15	9	17	16	3	18	21		23	20	19	4		11	24	14	2	_	DB-25	
V.10		V.11	V.10	V.10		V.11	V.11	V.11	V.11		V.11	V.11	V.11	V.11	Type	Signal												
TM		RR(B)	RR(A)	DM(B)	DM(A)	CS(B)	CS(A)	ST(B)	ST(A)	RT(B)	RT(A)	RD(B)	RD(A)	רר	RL		TR(B)	TR(A)	RS(B)	RS(A)		TT(B)	TT(A)	SD(B)	SD(A)	nic	Mnemo	RS-449
18		31	13	29	11	27	9	23	5	26	8	24	6	10	14		30	12	25	7		35	17	22	4	Pin(M)	DB-37	
V.28	V.28		V.28		V.28		V.28	V.35	V.35	V.35	V.35	V.35	V.35	V.28	V.28			V.28		V.28		V.35	V.35	V.35	7.35	Type	Signal	
142	125		109		107		106	114	114	115	115	104	104	141	140			108		105		113	113	103	103	nic	Mnemo	V.35
NN	J		F		Е		D	AA	~	×	٧	Т	R	L	z			Τ		C		×	C	S	Р	Pin(M)	M34	
						V.11						V.11	V.11		V.11	V.11	V.11	V.11	Type	Signal								
						I(B)	I(A)	S(B)	S(A)	B(B)	B(A)	R(B)	R(A)						C(B)	C(A)		X(B)	X(A)	T(B)	(A)T	nic	Mnemo	X.21
						1:	5	1:	6	14	7*		4							ω		14	7**	9	2	Pin(DB-	

Pin assignments and signal functions are subject to national or regional variation and proprietary / non-standard implementations

** X.21 use either B() or X(), not both

© Copyright 2004 Sipex Corporation

TERM_OFF FUNCTION

The SP3508 contains a TERM_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications typically found in networking test equipment.

The TERM_OFF pin internally contains a pull-down device with an impedance of over $500k\Omega$, which will default in a "ON" condition during power-up if V.35 receivers enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM_OFF.

LOOPBACK FUNCTION

The SP3508 contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in Figure 50. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

DECODER AND D LATCH FUNCTION

The SP3508 contains a D_LATCH pin that latches the data into the D0, D1 and D2 decoder inputs. If tied to a logic LOW ("0"), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP3508 accordingly. If tied to a logic HIGH ("1"), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic LOW.

There are internal pull-up devices on D0, D1 and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered-up with the D_LATCH at a logic HIGH, the decoder state of the SP3508 will be undefined.

CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Sipex's previous multi-protocol serial transceiver IC's the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/CTR2 compliancy. The SP3508 is also tested inhouse at Sipex and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP3508, as with its predecessors, adhere to CRT1/CTR2 compliancy testing, any complex or usual configuration should be double-checked to ensure CTR1/CTR2 compliance. Consult the factory for details.




Figure 50. Loopback Path

Downloaded from **Elcodis.com** electronic components distributor





Figure 51. SP3508 Typical Operating Configuration to Serial Port Connector with DCE/DTE programmability



JED	EC MS-	026							
MIN	NOM	MAX							
		1.60							
0.05		0.15							
1.35	1110								
0.17 0.22 0.27									
16.00 BSC									
14.00 BSC									
0.50 BSC									
16.00 BSC									
14	1.00 BSC	;							
	100								
	JED (BEL MIN 0.05 1.35 0.17 16 14	0.05 1.35 1.40 0.17 0.22 16.00 BSC 0.50 BSC 14.00 BS							

СОММ	ON DI	MENSI	ONS	
SYMBL	MIN	NOM	MAX	
С	0.09		0.20	
L	0.45	0.75		
L1	1	.00 REI	F	

100 PIN LQFP

ORDERING INFORMATION

Part Number	Temperature Range	Package Types
SP3508CF	0°Ċ to +70°C	100-pin JEDEC LQFP
SP3508EF	-40°C to +85°C	100-pin JEDEC LQFP

Available in lead free packaging. To order add "-L" suffix to part number.

Example: SP3508EF = standard; SP3508EF-L = lead free

REVISION HISTORY

DATE	REVISION	DESCRIPTION
1/12/04	Α	Implemented tracking revision.
2/27/04	В	Included Diamond column in spec table indicating which specs apply
		over full operating temp. range. In figure 51, fixed typo on pin 61 and
		62 from an input line to a bidirectional bus.
3/31/04	С	Corrected max dimension for symbol c on LQFP package.
6/3/04	D	Added tables to page 27 and 28.
10/12/04	Е	Certified conformance to NET1/NET2 and TBR-1 TBR-2 BY TUV
		Rheinland (Test Report # TBR2/30451940.001/04)
10/29/04	F	Corrected V.28 Driver Open Circuit values, pages 27 and 28 both for DCE and DTE that BA(B) should go to pin 14.



Sipex Corporation

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.