

SP3488 and SP3489


+3.3V Low Power Quad RS-485/RS-422 Line Receivers

- RS-485 or RS-422 Quad Differential Line Receivers
- Operates from a single +3.3V supply
- Interoperable with +5.0V logic
- Tri-state Output Control
- -7V to +12V Common-Mode Input Voltage Range
- Common Driver Enable Control (SP3488)
- Independent Driver Enable Controls for each pair of Drivers (SP3489)
- Compatibility with LTC488 and SN75173 (SP3488)
- Compatibility with LTC489 and SN75175 (SP3489)



DESCRIPTION...

The **SP3488** and the **SP3489** are +3.3V low power quad line receivers that meet the specifications of the RS-485 and RS-422 serial protocols. These devices are pin-to-pin compatible with Sipex's SP488 and SP489 devices as well as popular industry standards. The **SP3488** and **SP3489** feature Sipex's BiCMOS process allowing low power operation without sacrificing performance. The **SP3488** and **SP3489** meet the electrical specifications of RS-485 and RS-422 serial protocols up to 10Mbps under load. The **SP3488** features a common receiver enable control. The **SP3489** provides independent receiver enable controls for each pair of receivers. Both devices feature tri-state outputs and a -7V to +12V common-mode input range. The receivers have a fail-safe feature which forces a logic "1" output when receiver inputs are left floating.



10/16/02

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{cc}	+6.0V
Input Voltages	
Logic	0.3V to +6.0V
Receiver	±14V
Receiver Output Voltage	0.3V to +6.0V
Input Currents	
Logic	±25mA
Storage Temperature	
Power Dissipation	
Plastic DIP	
(derate 7mW/°C above +70°C)	
Small Outline	
(derate 7mW/°C above +70°C)	
Lead Temperature (soldering, 10 sec)	
1 (5, ,	



CAUTION: ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.

SPECIFICATIONS

 V_{cc} = +3.3V±5%; typicals at 25°C; $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DC CHARACTERISTICS					
Digital Inputs					EN , EN , EN_1/EN_2 , EN_3/EN_4
Voltage			0.8	Volts	
	2.0		0.8	Volts	
	2.0		±2	μΑ	$0V \le V_{IN} \le V_{CC}$
RECEIVER INPUTS					
Input Resistance	12			kΩ	$-7V \le V_{CM} \le 12V$
Differential Input Threshold	-0.2		+0.2	Volts	$\begin{array}{l} -7V \leq V_{_{CM}} \leq 12V \\ -7V \leq V_{_{CM}} \leq 12V \\ V_{_{CC}} = 0V \text{ or } 3.3V; I_{_{IN2}} \end{array}$
Input Current (A, B)			+1.0	mA	$V_{CC} = 0V \text{ or } 3.3V; I_{IN2}$ $V_{IN} = +12V$
			-0.8	mA	$V_{\rm IN} = -7V$
Maximum Data Rate	10			Mbps	IN
RECEIVER OUTPUTS					
Output Voltage					
V _{он}	V _{cc} -0.4		0.4	V	$I_{o} = -1.5 \text{mA}; V_{ID} = +0.2 \text{V}$ $I_{o} = +2.5 \text{mA}; V_{ID} = -0.2 \text{V}$
V _{oL} High Impedance Output Curr	ent		0.4 ±1	ν μA	$V_{cc} = +2.5 \text{ mA}, V_{ID} = -0.2 \text{ V}$ $V_{cc} = \text{maximum}; 0.4 \text{ V} \le \text{V}_{cc} \le \text{V}_{cc}$
POWER REQUIREMENTS				po (
Supply Current		2.2	5	mA	No load
ENVIRONMENTAL AND ME	CHANICA	L			
Operating Temperature					
_C _F	0		+70	°C	
Storage Temperature	-40 -65		+85 +150	℃ ℃	
Package	-00		1150	U	
P	16–	pin Plastic	DIP		
T	1	6–pin SO	IC		

10/16/02




Figure 1. Timing Test Circuit

SP3488 PINOUT

Pin $1 - RI_1B$ - Receiver 1 input B.

Pin 2 — RI_1A _ Receiver 1 input A.

Pin 3 — RO₁ — Receiver 1 Output — If Receiver 1 output is enabled, if $RI_1A > RI_1B$ by 200mV, Receiver output is high. If Receiver 1 output is enabled, and if $RI_1A < RI_1B$ by 200mV, Receiver 1 output is low.

Pin 4 — EN — Receiver Output Enable. Please refer to SP3488 *Truth Table (1)*.

Pin 5 — RO₂ — Receiver 2 Output — If Receiver 2 output is enabled, if $RI_2A > RI_2B$ by 200mV, Receiver 2 output is high. If Receiver 2 output is enabled, and if $RI_2A < RI_2B$ by 200mV, Receiver 2 output is low.




Figure 2. Enable/Disable Timing Test Circuit

Pin 6 — $RI_{2}A$ — Receiver 2 input A.

Pin 7 — RI_2B — Receiver 2 input B.

Pin 8 — GND — Digital Ground.


Pin 9 — RI_3B — Receiver 3 input B.

Pin 10 — RI_3A — Receiver 3 input A.

Pin 11 — RO₃ — Receiver 3 Output — If Receiver 3 output is enabled, if $RI_3A > RI_3B$ by 200mV, Receiver 3 output is high. If Receiver 3 output is enabled, and if $RI_3A < RI_3B$ by 200mV, Receiver 3 output is low.

Pin 12—EN—Receiver Output Enable. Please refer to SP3488 Truth Table (1).

PINOUT



10/16/02

Pin 13 — RO_4 — Receiver 4 Output — If Receiver 4 output is enabled, if $RI_4A > RI_4B$ by 200mV, Receiver 4 output is high. If Receiver 4 output is enabled, and if $RI_4A < RI_4B$ by 200mV, Receiver 4 output is low.

Pin 14 — RI_A — Receiver 4 input A.

Pin $15 - RI_AB - Receiver 4$ input B.

Pin 16 — V_{cc} — Positive Supply +3.00V < V_{cc} < +3.60V

SP3489 PINOUT

Pin $1 - RI_1B$ - Receiver 1 input B.

Pin 2 — RI_1A — Receiver 1 input A.

Pin 3 — RO₁ — Receiver 1 Output — If Receiver 1 output is enabled, if $RI_{1A} > RI_1B$ by 200mV, Receiver output is high. If Receiver 1 output is enabled, and if $RI_1A < RI_1B$ by 200mV, Receiver 1 output is low.

Pin 4 — EN1/EN2 — Receiver 1 and 2 Output Enable. Please refer to SP3489 *Truth Table* (2).

Pin 5 — RO₂ — Receiver 2 Output — If Receiver 2 output is enabled, if $RI_2A > RI_2B$ by 200mV, Receiver 2 output is high. If Receiver 2 output is enabled, and if $RI_2A < RI_2B$ by 200mV, Receiver 2 output is low.

Pin 6 — RI_2A — Receiver 2 input A.

Pin 7 — RI₂B — Receiver 2 input B.

Pin 8 — GND — Digital Ground.

DIFFERENTIAL	ENA	BLES	OUTPUT	
A – B	EN	ĒN	RO	
$V_{ID} \ge 0.2V$	H	X	H	
	X	L	H	
-0.2V < V _{ID} < +0.2V	H	X	x	
	X	L	x	
$V_{\rm ID} \le 0.2 V$	H	X	L	
	X	L	L	
х	L	н	Hi–Z	

Table 1. SP3488 Truth Table

10/16/02

SP3488/3489 Low Power Quad RS-485/422 Line Receivers

© Copyright 2002 Sipex Corporation

Pin 9 — RI_3B — Receiver 3 input B.

Pin 10 — RI_3A — Receiver 3 input A.

Pin 11 — RO₃ — Receiver 3 Output — If Receiver 3 output is enabled, if $RI_3A > RI_3B$ by 200mV, Receiver 3 output is high. If Receiver 3 output is enabled, and if $RI_3A < RI_3B$ by 200mV, Receiver 3 output is low.

Pin 12 — EN3/EN4 — Receiver 3 and 4 Output Enable. Please refer to SP3489 Truth Table (2).

Pin 13 — RO₄ — Receiver 4 Output — If Receiver 4 output is enabled, if $RI_4A > RI_4B$ by 200mV, Receiver 4 output is high. If Receiver 4 output is enabled, and if $RI_4A < RI_4B$ by 200mV, Receiver 4 output is low.

Pin 14 — RI_A — Receiver 4 input A.

Pin 15 — RI_AB — Receiver 4 input B.

Pin 16 — V_{cc} — Positive Supply +3.00V < V_{cc} < +3.60V

FEATURES...

The **SP3488** and the **SP3489** are +3.3V low power quad line receivers that meet the specifications of the RS-485 and RS-422 serial protocols. These devices are pin-to-pin compatible with Sipex's SP488 and SP489 devices as well as popular industry standards. The **SP3488** and **SP3489** devices feature Sipex's BiCMOS process allowing low power operation without sacrificing performance.

The RS-485 standard is ideal for multi-drop applications or for long distance interfaces. RS-485 allows up to 32 drivers and 32 receivers to be connected to a data bus, making it an ideal choice for multi-drop applications. Since the

DIFFERENTIAL	ENABLES	OUTPUT
A – B	EN1/EN2 or EN3/EN4	RO
$V_{ID} \ge 0.2V$	н	н
$-0.2V < V_{ID} < +0.2V$	н	х
$V_{ID} \le 0.2V$	н	L
Х	L	Hi–Z

Table 2. SP3489 Truth Table

cabling can be as long as 4,000 feet, RS-485 transceivers are equipped with a wide (-7V to +12V) common mode range to accomodate ground potential differences. Because the RS-485 protocol is a differential interface, data is virtually immune to noise in the transmission line.

Receiver...

The **SP3488** and the **SP3489** receivers have differential inputs with an input sensitivity as low as ± 100 mV. Input impedance of the receivers is typically 15K Ω (12K Ω minimum). A wide common mode range of -7V to +12V allows for large ground potential differences between systems.

The SP3488 features active HIGH and active LOW common receiver enable controls. Refer to SP3488 Truth Table in Table 1. The SP3489 provides independent, active high receiver enable controls for each pair of receivers. Refer to SP3489 Truth Table in Table 2. Both devices feature tri-state outputs and a -7V to +12V common-mode input range permitting a $\pm 7V$ ground difference between devices on the communication bus. The SP3488 and the SP3489 are equipped with a fail-safe feature which forces a logic HIGH at the receiver output when the input is left floating. The SP3488 and SP3489 receivers meet the electrical specifications of RS-485 and RS-422 serial protocol data rates up to 10Mbps under load.

AC PARAMETERS

V_{cc} = +3.3V±5%; typicals at 25°C; T_{AMB} = 25°C unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
PROPAGATION DELAY					
Receiver Input to Output					C ₁ = 15pF; <i>Figure 1, 3</i>
Low to HIGH (tPLH)		75	115	ns	2 . 2
High to LOW (tPH,)		80	115	ns	
Differential Receiver Skew (ts	_{кр})	4		ns	
Receiver Rise Time (t _R)					10% to 90%
SP3488		7	15	ns	
SP3489		7	15	ns	
Receiver Fall Time (t _F)					90% to 10%
SP3488		6	15	ns	
SP3489		6	15	ns	
RECEIVER ENABLE					
To Output HIGH		46	100	ns	C _L = 15pF; <i>Figures 2 and 4</i> (S2 closed)
To Output LOW		46	100	ns	CL = 15pF; <i>Figures 2 and 4</i> (S1 closed)
RECEIVER DISABLE					
From Output LOW		46	100	ns	CL = 15pF; <i>Figures 2 and 4</i> (S1 closed)
From Output HIGH		46	100	ns	CL = 15pF; <i>Figures 2 and 4</i> (S2 closed)




Figure 3. Receiver Propagation Delays






Figure 4. Receiver Enable/Disable Timing

10/16/02



10/16/02



10/16/02

ORDERING INFORMATION				
Quad RS485	Receivers:			
SP3488CP SP3488CT SP3488EP	Enable/Disable Common; active Low and Active High Common; active Low and Active High Common; active Low and Active High Common; active Low and Active High			
SP3489CT SP3489EP	One per driver pair; active High One per driver pair; active High One per driver pair; active High One per driver pair; active High		16-pin SOIC 16-pin Plastic DIP	

Please consult the factory for pricing and availability on a Tape-On-Reel option.



SIGNAL PROCESSING EXCELLENCE

Sipex Corporation

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.

10/16/02

SP3488/3489 Low Power Quad RS-485/422 Line Receivers

© Copyright 2002 Sipex Corporation