

	<h1 style="margin: 0;">AK4368</h1> <h2 style="margin: 0;">PLL & HP-AMP " DAC</h2>
---	---

A

AK4368 xPLL & ΔΣ M DAC 24bit D/A fl PLL x 3?0w7 s
 ~ < 0 < t 0 \ b { h z ~ 0 < ' † < s ~ " \ o S b w p z 3 ? 0
 w f ^ f I / F q w D p b { AK4368 x3D Stereo Enhancement s ~ " \ b { z ~
 ¥ x 16 p 50mW Z b \ q U D p z ? o ON/OFF z E ~ w z ° ¶ x K
 d { ~ z > · x w 41pin BGA > ; \ o S z » ; M t x 7 & p b {

--

- ΔΣ M DAC
- < E ~
 - 8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz
- 8 FIR ^ · » » "
 - E a < : 20kHz
 - E a < z : ±0.02dB
 - ~ > < n 0 : 54dB
- ^ · » ^ / † " : 32kHz, 44.1kHz, 48kHz
- PLL:
 - * : 27MHz, 26MHz, 19.8MHz, 19.68MHz, 19.2MHz, 15.36MHz, 14.4MHz, 13MHz, 12MHz, 11.2896MHz
 - E AC S z D
- f ^ f I / F ¥ z ~ : MSB First, 2's Compliment
 - I²S, 24bit † g , 24bit/20bit/16bit g
 - » - E - 0
- ' † < ; : LR, LL, RR, (L+R)/2
- ^ · » ALC
- ^ · » E
- ~ 0 < ' † < s ~
- 3D Stereo Enhancement
- ^ E f Z
- f l » E : 3 φ / I²C
- ~ "
- z ~ ¥ "
 - π Z : 50mW x 2ch @16Ω, 3.3V
 - S/N: 92dB@3.3V
 - ? o ON/OFF S | E ~ z ° ¶
- ? o ? y : 1.6V ~ 3.6V
- « ? v : 4.0mA @2.4V (HP-AMP \ Z)
- Ta: -30 ~ 85°C
- ~ z > · : 41pin BGA (4mm x 4mm, 0.5mm pitch)

Downloaded from Elcodis.com electronic components distributor




Figure 1. $\emptyset \zeta \ll \S$


■ f ... < ▣ -

AK4368VG
AKD4368

-30 ~ +85°C
AK4368 ; A -

41pin BGA (0.5mm pitch)

■ -



7	NC	HPR	HVDD	AVDD	VCOM	LOUT	NC
6	HPL	HVSS	AVSS	MUTET	ROUT	3DCAP2	3DCAP3
5	MIN	NC	Top View			NC	3DCAP1
4	RIN	NC				PDN	NC
3	VCOC	LIN				NC	NC
2	PVDD	PVSS	DVSS	I2C	LRCK	SDATA	SCL/ CCLK
1	NC	MCKO	DVDD	MCKI	BICK	SDA/ CDTI	NC
	A	B	C	D	E	F	G

■ AK4365, AK4367 q w z - fl

ƒ	AK4365	AK4367	AK4368
PLL * :	19.8/19.68/19.2/15.36/ 14.4/13/12/11.2896MHz	N/A	27/26/19.8/19.68/19.2/ 15.36/14.4/13/12/11.2896 MHz
PLL 0 - < * :	8/11.025/16/22.05/24/32/ 44.1/48kHz	N/A	8/11.025/12/16/22.05/24/ 32/44.1/48kHz
f ^ f I/F ¥ ç ~	20bit g 16/20bit + g I ² S	24bit g 16/20/24bit + g I ² S	←
» -	Available	N/A	Available
ALC	N/A	N/A	Available
3D Stereo Enhancement	N/A	N/A	Available
Z	Mono	Mono	Stereo
fl » £	3-wire	3-wire/I ² C	←
-	+6dB	+16dB	←
' ‡ <	(L+R)/2	(L+R)/2	LL, RR, (L+R)/2
ç - ¥ Z	10mW	50mW	50mW
? o ? y	2.7 ~ 3.3V	2.2 ~ 3.6V	1.6 ~ 3.6V
~ ç > ·	28QFN(5.2mm x 5.2mm)	20QFN(4.2mm x 4.2mm)	41BGA(4mm x 4mm)

No.	Symbol	I/O	Description
B1	MCKO	O	Master Clock Output
C2	DVSS	-	Differential Video Sense
C1	DVDD	-	Differential Video Drive
D2	I2C	I	I ² C Interface
D1	MCKI	I	Master Clock Input
E2	LRCK	IO	Left/Right Clock
E1	BICK	IO	Bit Clock
F2	SDATA	I	Serial Data Input
F1	SDA	I/O	I ² C Data Bus (I2C pin = "H")
	CDTI	I	Channel Data Transfer Input (I2C pin = "L")
G2	SCL	I	I ² C Serial Clock (I2C pin = "H")
	CCLK	I	Channel Clock (I2C pin = "L")
G3	CAD0	I	Channel Address 0 (I2C pin = "H")
	CSN	I	Channel Select Noise (I2C pin = "L")
F4	PDN	I	Power Down Input
G5	3DCAP1	O	3D Stereo Enhancement Capacitor 1
F6	3DCAP2	O	3D Stereo Enhancement Capacitor 2
G6	3DCAP3	O	3D Stereo Enhancement Capacitor 3
F7	LOUT	O	Left Channel Output
E6	ROUT	O	Right Channel Output
E7	VCOM	O	Video Common Output
D7	AVDD	-	Audio Video Drive
C6	AVSS	-	Audio Video Sense
D6	MUTET	O	Mute/Toggle Output
C7	HVDD	-	Horizontal Video Drive
B6	HVSS	-	Horizontal Video Sense
B7	HPR	O	Right Channel HP-Amp Output
A6	HPL	O	Left Channel HP-Amp Output
A5	MIN	I	Minimum Input
A4	RIN	I	Right Channel Input
B3	LIN	I	Left Channel Input
A3	VCOC	O	Video Common Output Control
B2	PVSS	-	PLL Video Sense
A2	PVDD	-	PLL Video Drive

No.	Symbol	I/O	Description
A1	NC	-	No Connect Pin
A7			No internal bonding. These pins should be connected to ground
B4			
B5			
C3			
F3			
F5			
G1			
G4			
G7			

Note: (I2C, SDA/CDTI, SCL/CCLK, CAD0/CSN, SDATA, LRCK, BICK, MCKI, PDN) × f

Note: MCKI pin × z PDN pin = "L" w f D pb{

■ ; `sM- wrgtmMo

; `sM Z - x < Gw Mz & ~ t r g ` o < ^ M {

	Symbol	
Analog	LOUT, ROUT, MUTET, HPR, HPL, MIN, RIN, LIN	f
Digital	CAD0	DVSS t
	MCKO	f

0 7 G

(AVSS, DVSS, HVSS, PVSS=0V; Note 1)

Parameter		Symbol	min	max	Units
Power Supplies	Analog	AVDD	-0.3	4.6	V
	Digital	DVDD	-0.3	4.6	V
	PLL	PVDD	-0.3	4.6	V
	HP-Amp	HVDD	-0.3	4.6	V
	AVSS – DVSS (Note 2)	ΔGND1	-	0.3	V
	AVSS – HVSS (Note 2)	ΔGND2	-	0.3	V
	AVSS – PVSS (Note 2)	ΔGND3	-	0.3	V
Input Current (any pins except for supplies)		IIN	-	±10	mA
Analog Input Voltage (Note 3)		VINA	-0.3	AVDD+0.3 or 4.6	V
Digital Input Voltage (Note 4)		VIND	-0.3	DVDD+0.3 or 4.6	V
Ambient Temperature		Ta	-30	85	°C
Storage Temperature		Tstg	-65	150	°C

Note 1. ?yxb o< - t0b pb{

Note 2. AVSS, DVSS, HVSS qPVSS x ~ø<< -t `o<^M{

Note 3. MIN, LIN, RIN pins.

Note 4. SDA/CDTI, SCL/CCLK, CAD0/CSN, SDATA, LRCK, BICK, MCLK, PDN, I2C pins.

« : \w Qh Ep ; `h øz^ ub \qUK b{ hŁ w ^x-´^
d {

*** ^ E**

(AVSS, DVSS, HVSS, PVSS=0V; Note 1)

Parameter		Symbol	min	typ	Max	Units
Power Supplies	Analog	AVDD	1.6	2.4	3.6	V
	Digital	DVDD	1.6	2.4	AVDD	V
	PLL	PVDD	1.6	2.4	3.6	V
	HP-Amp	HVDD	1.6	2.4	3.6	V
	Difference1	AVDD–PVDD	-0.3	0	+0.3	V
	Difference2	AVDD–HVDD	-0.3	0	+0.3	V

Note 1. ?yxb o< - t0b pb{

« : ^ »† ~tGL^ oM E w] ;t `oxz p pxy MTv bwpG]
« <^M{

~ Ø < Q					
(G s V ø x Ta=25°C; AVDD=PVDD=DVDD=HVDD=2.4V, AVSS=PVSS=DVSS=HVSS=0V; fs=44.1kHz; EXT mode; BOOST OFF; Slave Mode; Signal Frequency =1kHz; Measurement band width=20Hz ~ 20kHz; Headphone-Amp: RL=16Ω, CL=220μF » ` h ø (Figure 45))					
Parameter		min	typ	Max	Units
DAC Resolution		-	-	24	bit
Headphone-Amp: (HPL/HPR pins) (Note 5)					
Analog Output Characteristics					
THD+N	-3dBFS Output, 2.4V, Po=10mW@16Ω	-	-50	-40	dB
	-4.8dBFS Output, 3.3V, Po=50mW@16Ω HPG bit= "1"	-	-20	-	dB
D-Range	-60dBFS Output, A-weighted, 2.4V	82	90	-	dB
	-60dBFS Output, A-weighted, 3.3V	-	92	-	dB
S/N	A-weighted, 2.4V	82	90	-	dB
	A-weighted, 3.3V	-	92	-	dB
Interchannel Isolation		60	80	-	dB
DC Accuracy					
Interchannel Gain Mismatch		-	0.3	0.5	dB
Gain Drift		-	200	-	ppm/°C
Load Resistance (Note 6)		16	-	-	Ω
Load Capacitance		-	-	300	pF
Output Voltage	-3dBFS Output (Note 7)	1.01	1.13	1.25	Vpp
	-4.8dBFS Output, 3.3V, Po=50mW@16Ω HPG bit= "1"	-	0.89	-	Vrms
Stereo Line Output: (LOUT/ROUT pins, RL=10kΩ) (Note 8)					
Analog Output Characteristics:					
THD+N	0dBFS Output	-	-60	-50	dB
S/N	A-weighted	80	87	-	dB
DC Accuracy					
Gain Drift		-	200	-	ppm/°C
Load Resistance (Note 6)		10	-	-	kΩ
Load Capacitance		-	-	25	pF
Output Voltage	0dBFS Output (Note 9)	1.32	1.47	1.61	Vpp
Output Volume: (LOUT/ROUT pins)					
Step Size		1	2	3	dB
Gain Control Range		-30	-	0	dB

Note 5. DACHL=DACHR bits = "1", MINHL=MINHR=LINHL=RINHR bits = "0" w p b {

Note 6. AC Y {

Note 7. Z ? y x AVDD t z « ` b { Vout = 0.47 x AVDD(typ)@-3dBFS.

Note 8. DACL=DACR bits = "1", MINL=MINR=LINL=RINR bits = "0" w w p b {

Note 9. Z ? y x AVDD t z « ` b { Vout = 0.61 x AVDD(typ)@0dBFS.

Parameter	min	typ	max	Units
LINEIN: (LIN/RIN/MIN pins)				
Analog Input Characteristics				
Input Resistance (Figure 23, Figure 24)				
LIN pin				
LINHL bit = "1", LINL bit = "1"	35	50	-	kΩ
LINHL bit = "1", LINL bit = "0"	-	100	-	kΩ
LINHL bit = "0", LINL bit = "1"	-	100	-	kΩ
RIN pin				
RINHR bit = "1", RINR bit = "1"	35	50	-	kΩ
RINHR bit = "1", RINR bit = "0"	-	100	-	kΩ
RINHR bit = "0", RINR bit = "1"	-	100	-	kΩ
MIN pin				
MINHL=MINHR=MINL=MINR bits = "1"	17	25	-	kΩ
MINHL bit = "1", MINHR=MINL=MINR bits = "0"	-	100	-	kΩ
MINHR bit = "1", MINHL=MINL=MINR bits = "0"	-	100	-	kΩ
MINL bit = "1", MINHL=MINHR=MINR bits = "0"	-	100	-	kΩ
MINR bit = "1", MINHL=MINHR=MINL bits = "0"	-	100	-	kΩ
Gain				
LIN/MIN→LOUT, RIN/MIN→ROUT	-1	0	+1	dB
LIN/MIN→HPL, RIN/MIN→HPR	-0.24	+0.76	+1.76	dB
Power Supplies				
Power Supply Current				
Normal Operation (PDN pin = "H") (Note 10)				
AVDD+PVDD+DVDD	-	3.8	5.5	mA
HVDD	-	1.2	2.5	mA
Power-Down Mode (PDN pin = "L") (Note 11)	-	1	100	μA

Note 10. PMDAC=PMHPL=PMHPR=PMLO bits = "1", MUTEN bit = "1", MCKO bit = "0", HP-Amp ` Z {
 PMDAC=PMHPL=PMHPR= "1", PMLO bit= "0" , AVDD+PVDD+DVDD+HVDD= 4.0mA.

Note 11. i > z « 0 ; « (MCKI, BICK, LRCK) b o w ^ · » - x DVSS t { ` h ø
 w p b {

» Q							
(Ta=25°C; AVDD, DVDD, PVDD, HVDD=1.6 ~ 3.6V; fs=44.1kHz; De-emphasis = "OFF")							
Parameter	Symbol	min	typ	max	Units		
DAC Digital Filter: (Note 12)							
Passband (Note 13)	-0.05dB	PB	0	-	20.0	kHz	
	-6.0dB		-	22.05	-	kHz	
Stopband (Note 13)		SB	24.1	-	-	kHz	
Passband Ripple		PR	-	-	±0.02	dB	
Stopband Attenuation		SA	54	-	-	dB	
Group Delay (Note 14)		GD	-	22	-	1/fs	
Group Delay Distortion		ΔGD	-	0	-	μs	
DAC Digital Filter + Analog Filter: (Note 12) (Note 15)							
Frequency Response	0 ~ 20.0kHz	FR	-	±0.5	-	dB	
Analog Filter: (Note 16)							
Frequency Response	0 ~ 20.0kHz	FR	-	±1.0	-	dB	
BOOST Filter: (Note 15) (Note 17)							
Frequency Response	MIN	20Hz	FR	-	5.76	-	dB
		100Hz		-	2.92	-	dB
		1kHz		-	0.02	-	dB
	MID	20Hz	FR	-	10.80	-	dB
		100Hz		-	6.84	-	dB
		1kHz		-	0.13	-	dB
	MAX	20Hz	FR	-	16.06	-	dB
		100Hz		-	10.54	-	dB
		1kHz		-	0.37	-	dB

Note 12. BOOST OFF (BST1-0 bit = "00")

Note 13. $f_{PB} = 0.4535 f_s$ (@-0.05dB) $f_{SB} = 0.546 f_s$ (@-54dB) p_b

«Qyz PB=0.4535fs(@-0.05dB) zSB=0.546fs(@-54dB) pb{

Note 14. $\hat{\cdot}$ » »t pz^ »U z· »t·z~^ oT ~Ø< iU

Z ^ pw pb{

Note 15. DAC → HPL, HPR, LOU, ROUT pw Q

Note 16. MIN → HPL/HPR/LOU/ROUT, LIN → HPL/LOU, RIN → HPR/ROUT pw Q{

Note 17. * : Qx fs tz«` b{ > txz <p« z ` b{




Figure 2. Boost Frequency (fs=44.1kHz)

DC Q

(Ta=25°C; AVDD, DVDD, PVDD, HVDD=1.6 ~ 3.6V)

Parameter		Symbol	min	typ	max	Units
High-Level Input Voltage	2.2V≤DVDD≤3.6V	VIH	70%DVDD	-	-	V
	1.6V≤DVDD<2.2V	VIH	80%DVDD	-	-	V
Low-Level Input Voltage	2.2V≤DVDD≤3.6V	VIL	-	-	30%DVDD	V
	1.6V≤DVDD<2.2V	VIL	-	-	20%DVDD	V
Input Voltage at AC Coupling (Note 18)		VAC	0.4	-	-	Vpp
High-Level Output Voltage	(Iout=-200μA)	VOH	DVDD-0.2	-	-	V
Low-Level Output Voltage	(Except SDA pin: Iout=200μA)	VOL	-	-	0.2	V
	(SDA pin: Iout=3mA)	VOL	-	-	0.4	V
Input Leakage Current		Iin	-	-	±10	μA

Note 18. MCKI pin fl ^ - ` h ø { (Figure 45)

Parameter	Symbol	min	typ	max	Units
Control Interface Timing (I²C Bus mode): (Note 23)					
SCL Clock Frequency	fSCL	-	-	400	kHz
Bus Free Time Between Transmissions	tBUF	1.3	-	-	μs
Start Condition Hold Time (prior to first clock pulse)	tHD:STA	0.6	-	-	μs
Clock Low Time	tLOW	1.3	-	-	μs
Clock High Time	tHIGH	0.6	-	-	μs
Setup Time for Repeated Start Condition	tSU:STA	0.6	-	-	μs
SDA Hold Time from SCL Falling (Note 24)	tHD:DAT	0	-	-	μs
SDA Setup Time from SCL Rising	tSU:DAT	0.1	-	-	μs
Rise Time of Both SDA and SCL Lines	tR	-	-	0.3	μs
Fall Time of Both SDA and SCL Lines	tF	-	-	0.3	μs
Setup Time for Stop Condition	tSU:STO	0.6	-	-	μs
Pulse Width of Spike Noise Suppressed by Input Filter	tSP	0	-	50	ns
Power-down & Reset Timing					
PDN Pulse Width (Note 25)	tPD	150	-	-	ns

Note 23. I²C xPhilips Semiconductors wJ "pb{

Note 24. ^ »x7 300ns (SCL wqj<U)w -,^ sZ yS d {

Note 25. ?od x PDN pin "L" T "H" tb \qp •z~UIT b{




Figure 3. MCKI AC Coupling Timing




Figure 4. Clock Timing




Figure 5. Serial Interface Timing (Slave Mode)




Figure 6. Serial Interface Timing (Master mode)




Figure 7. WRITE Command Input Timing




Figure 8. WRITE Data Input Timing




Figure 9. I²C Bus Mode Timing




Figure 10. Power-down & Reset Timing



■ ƒ ′ «Ø¿«

1) PLL (PMPLL bit = "1")

" w ^ S ~ Ø< PLL xPLL3-0 bits, FS3-0 bits (Table 1, Table 2) p< R `h«Ø¿«t a o ^ ` b{ MCKO wZ «Ø¿«x PS1-0 bits (Table 3) p ^ h* : Z `z MCKO bit t o ON/OFF D p b{ PLL wØ¿« x Table 1 `oXi^M{ ^/> (PMDAC bit = "1") t- < * : !, b Øxz,, ~ E ~ TZ TzK Mx1 0" ^ » `oT - < * : w! , 1 oXi^M{

» -q £ -w~ 8Qx M/S bit p M b{ "1" p » -z "0" p £ - p b{ AK4368 x ~ ° ...ç (PDN pin = "L") z t | ~ ° ...ç r x £ - p b{ ~ ° ... ç r z M/S bit "1" t ! , b \ qp » -ts b{

» - z T 11.2896MHz, 12MHz, 13MHz, 14.4MHz, 15.36MHz, 19.2MHz, 19.68MHz, 19.8MHz, 26MHz, 27MHz w«Ø¿« `z" w PLL t z MCKO, BICK, LRCK «Ø¿« \R`Z ` b{ (Figure 11)




Figure 11. PLL Master Mode

» -p ; b Øz M/S bit t "1" U { V p z AK4368 wLRCK, BICK pin x Ø ′ < w 6 p b { f w h z AK4368 wLRCK, BICK pin t 100kΩ S w ¿ K M x ...ç - AUK b{

» - (M/S bit = "1") z PMPLL bit = "0" → "1" S | PMDAC bit = "0" → "1" t `h PLL UØ¿ «b p w z LRCK q BICK x "L" z z MCKO bit = "1" w q V MCKO pin T x Y p s M * : w « Ø¿«UZ ^ b{ MCKO bit = "0" w Øxz MCKO pin x "L" z ` b{ PLL Ø¿« z LRCK q BICK UAK4368 T Z ^ b (Table 4) {

PLL toz AK4368 t As«0z« \R
 BICK, LRCK pin ^ «0z« , jt" w
 MCKO t 8 `h BICK, LRCK ` b{




Figure 12. PLL Slave Mode

(M/S bit = "0") zPMPLL bit = "0" → "1" S | PMDAC bit = "0" → "1" t `h PLL U0
 z«b p w z MCKO bit = "1" w q V MCKO pin T x Y p s M* : w«0z«UZ ^ b { f
 w z PLL U0z«b q MCKO pin T Table 3 p < R ^ h«0z«UZ ^ b { ^ (PMDAC bit =
 "1") xLRCK qBICK > o x M Z d { \ w«0z«U ^ s M ø z" t... ~ z«s
 ø · z« ; ` o M h z a ? v U v z ^ U t s D Q U K b { «0z« > ø
 x ~ ° ... ç 6 (PMDAC bit = "0") t ` o < ^ M {

Mode	PLL3	PLL2	PLL1	PLL0	MCKI	fs[kHz]	VCOC wR,C		PLL ø z « (typ £
							R[Ω]	C[F]	
0	0	0	0	0	11.2896MHz	44.1, 48	10k	22n	20ms
1	0	0	0	1	14.4MHz	44.1, 48	10k	22n	20ms
2	0	0	1	0	12MHz	44.1, 48	10k	47n	20ms
3	0	0	1	1	19.2MHz	44.1, 48	10k	22n	20ms
4	0	1	0	0	15.36MHz	44.1, 48	10k	22n	20ms
5	0	1	0	1	13MHz	44.1, 48	15k	330n	100ms
6	0	1	1	0	19.68MHz	44.1, 48	10k	47n	20ms
7	0	1	1	1	19.8MHz	44.1, 48	10k	47n	20ms
8	1	0	0	0	26MHz	44.1, 48	15k	330n	100ms
9	1	0	0	1	27MHz	44.1, 48	10k	47n	20ms
10	1	0	1	0	13MHz	44.0995 48.0007	10k	22n	20ms
11	1	0	1	1	26MHz	44.0995 48.0007	10k	22n	20ms
12	1	1	0	0	19.8MHz	44.0995 47.9992	10k	22n	20ms
13	1	1	0	1	27MHz	44.0995 47.9997	10k	22n	20ms
14-15	Others				N/A	N/A	N/A	N/A	-

Default

Table 1. MCKI * : (PLL mode)

Mode	FS3	FS2	FS1	FS0	fs
0	0	0	0	0	48kHz
1	0	0	0	1	24kHz
2	0	0	1	0	12kHz
4	0	1	0	0	32kHz
5	0	1	0	1	16kHz
6	0	1	1	0	8kHz
8	1	0	0	0	44.1kHz
9	1	0	0	1	22.05kHz
10	1	0	1	0	11.025kHz
3, 7, 11-15	Others				N/A

Default

Table 2. - * : (PLL mode)

PS1	PS0	MCKO
0	0	256fs
0	1	128fs
1	0	64fs
1	1	32fs

Default

Table 3. MCKO * : (PLL mode, MCKO bit = "1")

	Master Mode (M/S bit = "1")		
	Power Up (PMDAC bit= PMPLL bit= "1")	Power Down (PMDAC bit= PMPLL bit= "0")	PLL Unlock
MCKI pin	Refer to Table 1.	Input or fixed to "L" or "H"	Refer to Table 1.
MCKO pin	MCKO bit = "0": "L" MCKO bit = "1": Output	"L"	MCKO bit = "0": "L" MCKO bit = "1": Unsettling
BICK pin	BF bit = "1": 64fs output BF bit = "0": 32fs output	"L"	"L"
LRCK pin	Output	"L"	"L"

Table 4. Clock Operation in Master mode (PLL mode)

	Slave Mode (M/S bit = "0")		
	Power Up (PMDAC bit= PMPLL bit= "1")	Power Down (PMDAC bit= PMPLL bit= "0")	PLL Unlock
MCKI pin	Refer to Table 1.	Input or fixed to "L" or "H"	Refer to Table 1.
MCKO pin	MCKO bit = "0": "L" MCKO bit = "1": Output	"L"	MCKO bit = "0": "L" MCKO bit = "1": Unsettling
BICK pin	Input	Fixed to "L" or "H" externally	Input or Fixed to "L" or "H" externally
LRCK pin	Input	Fixed to "L" or "H" externally	Input or Fixed to "L" or "H" externally

Table 5. Clock Operation in Slave mode (PLL mode)

2) «0» (PMPLL bit = "0": Default)

PMPLL bit "0" t b \ q p z «0» (EXT mode) p ^ ` z MCKI pin T PLL p ^ c t
 DAC t » «0» p V b { \ w ø z FS3-0 bits p < R p V «0» x Table 6 w E p b {
 h z PLL3-0 bits w x ` „ ^ b { MCKO w Z x MCKO bit t o ON/OFF D p z Z * : x PS1-0
 bit t ^ b { DAC ^ / (PMDAC bit = "1") t - < * : ! , b ø x z „ ~
 E ~ T Z T z K M x "0" ^ » ` o T - < * : w ! , l o < ^ M {

» - (M/S bit = "1") x z LRCK q BICK UAK4368 T Z ^ b (Figure 13) { ^ (PMDAC bit =
 "1") x MCKI pin w «0» > o x M Z d { \ w «0» «U ^ s M ø z" t ...
 ~ ç «s ø · ç» ; ` o M h z a ? v U v z ^ U t s D Q U K b { «0»
 > ø x DAC ~ ° ... ç 6 (PMDAC bit = "0") t ` o < ^ M {




Figure 13. EXT Master Mode

E - (M/S bit = "0") t A s «0» x z MCKI, BICK, LRCK p b (Figure 14) { MCKI q LRCK x
 8 b A U K b U ø d A x K d { DAC ^ (PMDAC bit = "1") x / «0»
 «(MCKI, BICK, LRCK) > o x M Z d { \ w «0» «U ^ s M ø z" t ... ~ ç «
 s ø · ç» ; ` o M h z a ? v U v z ^ U t s D Q U K b { «0»
 > ø x DAC ~ ° ... ç 6 (PMDAC bit = "0") t ` o < ^ M {




Figure 14. EXT Slave Mode

Mode	FS3	FS2	FS1	FS0	fs	MCKI
0	0	0	0	0	8kHz ~ 48kHz	256fs
1	0	0	0	1	8kHz ~ 24kHz	512fs
2	0	0	1	0	8kHz ~ 12kHz	1024fs
4	0	1	0	0	8kHz ~ 48kHz	256fs
5	0	1	0	1	8kHz ~ 24kHz	512fs
6	0	1	1	0	8kHz ~ 12kHz	1024fs
8	1	0	0	0	8kHz ~ 48kHz	256fs
9	1	0	0	1	8kHz ~ 24kHz	512fs
10	1	0	1	0	8kHz ~ 12kHz	1024fs
3, 7, 11-15	Others				N/A	N/A

Default

Table 6. MCKI (EXT mode)

PS1	PS0	MCKO
0	0	256fs
0	1	128fs
1	0	64fs
1	1	32fs

Default

Table 7. MCKO (EXT mode, MCKO bit = "1")

	Master Mode (M/S bit = "1")	
	Power Up (PMDAC bit = "1")	Power Down (PMDAC bit = "0")
MCKI pin	Refer to Table 6.	Input or fixed to "L" or "H"
MCKO pin	MCKO bit = "0": "L" MCKO bit = "1": Output	"L"
BICK pin	BF bit = "1": 64fs output BF bit = "0": 32fs output	"L"
LRCK pin	Output	"L"

Table 8. Clock Operation in Master mode (EXT mode)

	Slave Mode (M/S bit = "0")	
	Power Up (PMDAC bit = "1")	Power Down (PMDAC bit = "0")
MCKI pin	Refer to Table 6.	Input or fixed to "L" or "H"
MCKO pin	MCKO bit = "0": "L" MCKO bit = "1": Output	"L"
BICK pin	Input	Fixed to "L" or "H" externally
LRCK pin	Input	Fixed to "L" or "H" externally

Table 9. Clock Operation in Slave mode (EXT mode)

DR, S/N (BW=20kHz, A-weight) MCKI fs=8kHz fs=16kHz

MCKI	DR, S/N (BW=20kHz, A-weight)	
	fs=8kHz	fs=16kHz
256fs	56dB	75dB
512fs	75dB	90dB
1024fs	90dB	N/A

Table 10. MCKI DR, S/N (2.4V)

■ ‡ ^ » » £

SDATA, BICK, LRCK w3pin ; \ ' o w ‡ ' q » £ \ b { 5 # w ^ » ¥ ¿
 ~ (Table 11) U DIF2-0 bits p < R p V b { Mode 0 x 7 w 16bitDAC t | ^ . » » q 1 Q U K
 b { Mode 1 x Mode 0 w 20bit [p b { Mode 4 x Mode 0 w 24bit [p b { Mode 2 x p ADC w Z ;
 DSP w ‡ ~ q 1 Q U K b { Mode 3 x I ^ 2 S » £ q 1 Q U K b { BICK ≥ 48fs
 Mode 2 q 3 p 16bit ^ » b ø x z LSB t Z o 17~24bit £ t 8 x w "0" ' z 20bit ^ » w
 ø x LSB t Z o 21~24bit £ t 4 x w "0" \ b {
 » - p BICK=32fs (BF bit = "0") w ø z f ^ f ¥ ¿ ~ w Mode 1, 2 t x 0 \ ' o M d {

Mode	DIF2	DIF1	DIF0	¥ ¿ ~	BICK	§
0	0	0	0	0: 16bit, g	32fs ≤ BICK ≤ 64fs	Figure 15
1	0	0	1	1: 20bit, g	40fs ≤ BICK ≤ 64fs	Figure 16
2	0	1	0	2: 24bit, † g	48fs ≤ BICK ≤ 64fs	Figure 17
3	0	1	1	3: I ^ 2 S 1	BICK=32fs or 48fs ≤ BICK ≤ 64fs	Figure 18
4	1	0	0	4: 24bit, g	48fs ≤ BICK ≤ 64fs	Figure 16

Default

Table 11. f ^ f ¥ ¿ ~




Figure 15. Mode 0 » < (LRP = BCKP bits = "0")




Figure 16. Mode 1, 4 » < (LRP = BCKP bits = "0")




Figure 17. Mode 2 » < (LRP = BCKP bits = "0")




Figure 18. Mode 3 » < (LRP = BCKP bits = "0")

■ ALC

ALC bit = "1" t b q z ALC ^ U ` b { ALC bit = "0" w q v z ALC w f i x 0dB { p b {

[1] ALC z » ^

ALC z » ^ p x z DAC wL/R % w L U r T m p ALC z » U Z L (-6.0dBFS) Q h ø z ALC z » ATT ' z (LMAT1-0 bits, Table 13) i z \$ t E n 0 ^ d b { ALC z » ^ t E U ! , ^ w x z L/R f g , ø « ø b T , ø « ø » ç ~ ` h q v p b { , ø « ø » ç ~ x ROTM1-0 bits (Table 12) p ^ b {

ROTM1	ROTM0	ALC § 4 ; , , ø « ø » ç ~						
		fs=16kHz	fs=22.05kHz	fs=24kHz	fs=32kHz	fs=44.1kHz	fs=48kHz	
0	0	1024/fs	64ms	46ms	43ms	32ms	23ms	21ms
0	1	2048/fs	128ms	93ms	85ms	64ms	46ms	43ms
1	0	4096/fs	256ms	186ms	171ms	128ms	93ms	85ms
1	1	Reserved	-	-	-	-	-	-

Default

Table 12. ALC § 4 ; , , ø « ø » ç ~

LMAT1	LMAT0	ALC z » ATT ' z			
		ALC Output ≥ -6.0dBFS	ALC Output ≥ 0dBFS	ALC Output ≥ +6dBFS	ALC Output ≥ +12dBFS
0	0	1	1	1	1
0	1	2	2	2	2
1	0	2	2	4	4
1	1	2	4	4	8

Default

Table 13. ALC z » ATT ' z

[2] ALC § ^

ALC § ^xz ALC ¿» ^4 z ROTM1-0 bits p ^ h iz4; Mz\w z
 DAC w L U § 4; §¢ » •¿~L (-8.5dBFS) Q \qUsZ yz ALC §
 ^ s M b{\w ALC § ^xz ROTM1-0 bits (Table 12) p `h p, Ø«Ø UZ
 ^ MsU z Æ (L/R L) ^ h, jL (REF7-0 bits, Table 15) p RATT bit (Table
 14) p ^ h `¿ p \$t C^d b{ h+sw 4; 4 q t"sw 4;
 b wpz ALC § ^x ROTM1-0 bits p `h*8p b{ ROTM1-0 bits p `h8 /
 t, Ø«Ø ^U4 `h øz ROTM1-0 bits p `h8 p4; `oz" w § ^t
 b{

ALC § ^ / hx § 4; /z DAC wL/R % w L Urj T Mp ALC
 ¿»UZL (-6.0dBFS) Qh øz jt ALC ¿» ^t b{

hz ALC § 4; /t
 (ALC § 4; §¢ » •¿~L) ≤ (DAC L) < (ALC ¿»UZL)
 qslom øz4; » x •¿~^ b{ fwh z
 (ALC § 4; §¢ » •¿~L) > (DAC L)
 qslh T z4; w §¢ ~U ^ b{

hz " Qw° qU ^ h øz ROTM1-0 bits p ^ h a M- « p §
 ^ M b{

RATT	GAIN STEP
0	1
1	2

Default

Table 14. ALC § fi `¿

REF7-0	GAIN(dB)
FFH	Reserved
: C2H	
C1H	+18.0
C0H	+17.625
BFH	+17.25
:	:
92H	+0.375
91H	0
90H	-0.375
:	:
73H	-11.25
72H	-11.625
71H	-12.0
70H	Reserved
: 00H	

Default

Table 15. ALC § ^ w, j w

[3] ALC


Register Name	Comment	fs=16kHz		fs=44.1kHz	
		Data	Operation	Data	Operation
ROTM1-0	Zero crossing timeout period	00	64ms	01	46ms
REF7-0	Maximum gain at recovery operation	C1H	+18dB	C1H	+18dB
LMAT1-0	Limiter ATT step	00	1 step	00	1 step
RATT	Recovery GAIN step	0	1 step	0	1 step
ALC	ALC enable	1	Enable	1	Enable

Table 16. ALC

ALC bit = "0" PMDAC bit = "0")

ALC bit = 4 (ALC bit =

LMAT1-0, ROTM1-0, RATT, REF7-0



Note: WR: Write

Example:

Recovery Cycle = 46ms@44.1kHz
 Limiter and Recovery Step = 1
 Maximum Gain = +18dB
 ALC bit = "1"




Figure 19. ALC

■ ^ · » Z E

AK4368 xMUTE 0.5dB '¿ z 256 L w% q^ · » Z E (DATT) " ` \ b{ \w E x DAC w† tK z ^ » 0dB T -127dB pn0z hx E ~ ` b (Table 17) {DATTC bit "1" tb qz ATTL7-0 bit pLch, Rch w E tfl ~Ø pV b{ DATTC bit U "0" w øz Lch, Rch w E x q tfl ~Ø pV b{

ATTL7-0 ATTR7-0	Attenuation
FFH	0dB
FEH	-0.5dB
FDH	-1.0dB
FCH	-1.5dB
:	:
:	:
02H	-126.5dB
01H	-127.0dB
00H	MUTE (-∞)

Default

Table 17. Digital Volume ATT

ATT7-0 w > x ATS bit p1061/fs q7424/fs wrj T < RpV b (Table 18) {ATS bit = "0" wqV ATT w > x 1062 L p,, ~ > ` b{ FFH(0dB) T 00H(MUTE) ptx 1061/fs (24ms @fs=44.1kHz) TT b{ PDN pin "L" tb qz ATT7-0 x00H ts8=^ b{ ATT7-0 xPMDAC bit "0" tb q t 00H ts z PMDAC bit "1" t bq t lomV b{ ^ · » E ; x,, ~ E ~ ; qx qt ^ ` b{

ATS	ATT speed	
	0dB to MUTE	1 step
0	1061/fs	4/fs
1	7424/fs	29/fs

Default

Table 18. ^ · » E w ATT7-0 w >

■ „ ~ E ~

„ ~ E ~ x ^ · » \$ t ^ b { SMUTE bit “1” t b q f w : w ATT T ATT
 ×ATT > (Table 18) p ^ » U -∞ (“0”) p ‘ ‡ a ^ b { SMUTE bit “0” t b
 q -∞ T ATT ×ATT > p ATT p < ‘ b { „ ~ E ~ z -∞ p ‘
 ‡ a ^ † t r ^ q ‘ ‡ a U / ^ z a - « p ATT p < ‘ b { „
 ~ E ~ ; x l > c t l o ~ 8 Q ø s r t f i p b {




Figure 20. „ ~ E ~ ;

Notes:

- (1) ATT ×ATT > (Table 18) { « Q y z ATS bit = “1” z ATT U “128”(-63.5dB) w ø x
 3712/fs - « p b {
- (2) ^ · » t 0 b ~ ø < Z x (GD) , j b {
- (3) „ ~ E ~ z -∞ p ‘ ‡ a ^ † t r ^ q ‘ ‡ a U / ^ z
 a - « p ATT p < ‘ b {

■ ^ / ‡ »

IIR »t 3 * : (32kHz, 44.1kHz, 48kHz) 0 w ^ / ‡ » (50/15µs Q) " \
 oM b { DEM1-0 bit p < R ^ h ^ / ‡ » U fits b (Table 19) {

DEM1 bit	DEM0 bit	De-emphasis
0	0	44.1kHz
0	1	OFF
1	0	48kHz
1	1	32kHz

Default

Table 19. ^ / ‡ fl ~ Ø

■ ~ ;

BST1-0 bit M b \ qpz DAC T ~ ^ h ‡ Z b \ qUpV b (Table 20) {
 x % £pb {

BST1 bit	BST0 bit	BOOST
0	0	OFF
0	1	MIN
1	0	MID
1	1	MAX

Default

Table 20. ~

■ ' ‡ < ;

MONO1-0 bit t z DAC t ^ ^ . » ^ » t 0 ' o Lch/Rch ^ » w ~ 8 Q M b
 (Table 21) {

MONO1 bit	MONO0 bit	Lch	Rch
0	0	L	R
0	1	L	L
1	0	R	R
1	1	(L+R)/2	(L+R)/2

Default

Table 21. ' ‡ <

■ ‡ ' • z ~

? o q j ~ [t x z PDN pin t S "L" ' o • z ~ ' o < ^ M { • z ~ r z VCOM, DAC, HPL,
 HPR, LOU, ROUT x ~ ° ... ç 6 p q j ~ U b { PDN pin p • z ~ ^ s M v z fl ~ Ø
 £ • » w " 0 x - , ^ o M b {

DAC w • z ~ t | ~ ° ... ç x PMDAC bit t "1" U { V h z MCKI p r ^ z " w »
 < U ^ ' b { MCKI U ^ p ~ ° ... ç 6 p b {

■ 2.1.2 (HPL, HPR pins)

2.1.2 HVDD T ^ b {fl } y x MUTET pin w ? y p z * Y ^ x
 16Ω " p b { PMHPL=PMHPR bits = "1" p MUTEN bit "1" t b q fl } y VCOM(=0.475 x AVDD) t
 q j " [b { MUTEN bit "0" t b q z } ^ x w fl } y HVSS t q j < [b {

t _r : q j " U (VCOM/2 p)	70k x C (typ)
t _r : q j < U (VCOM/2 p)	60k x C (typ)

Table 22. 2.1.2 q j " U q j < U

<<: MUTET pin w fl ^ - C=1μF w ø
 ~ 2.1.2 q j " U (VCOM/2 p): t_r = 70k x 1μ = 70ms(typ)
 ~ 2.1.2 q j < U (VCOM/2 p): t_r = 60k x 1μ = 60ms(typ)

PMHPL, PMHPR bits "0" t b \ q p z } ^ x q t " ° ... φ b \ q U p V b { \
 w z HPL, HPR pins x HVSS p b {




Figure 21. 2.1.2 w " ° } ^ ... φ † >

- (1) 2.1.2 w " ° } (PMHPL, PMHPR bits = "1") { Z x HVSS w p b {
- (2) 2.1.2 w fl } y q j " [(MUTEN bit = "1") { MUTET w fl ^ - q " ^ w :
 t fl } y U " φ ' o V b { MUTET pin w fl ^ - w 0 "C" q ' h q V z VCOM/2 p
 w q j " U (t_r) x 70k x C (typ) q s b {
- (3) 2.1.2 w fl } y q j < [(MUTEN bit = "0") { MUTET w fl ^ - q " ^ w :
 t fl } y U HVSS < æ ' o V b { MUTET pin w fl ^ - w 0 "C" q ' h q V z
 VCOM/2 p w q j < U (t_r) x 60k x C (typ) q s b {
- (4) 2.1.2 w " ° ... φ (PMHPL, PMHPR bits = "1") { Z x HVSS p b { } w > w
 h z } ^ w fl } y U q t < U l o T " ° ... φ ' o < ^ M {

f_c (fc) U> b{ Table 23 t f_c
 $R_L \times 16\Omega$
 $AVDD=2.4, 3.0, 3.3V$ w p b{ f_c w Z x $0.47 \times AVDD$ (Vpp)
 @-3dBFS p b{




Figure 22. f_c w Z s \ll

R [Ω]	C [μF]	fc [Hz] BOOST=OFF	fc [Hz] BOOST=MIN	Output Power [mW]			
				HPG=0, 0dB			HPG=1, 4.8dB
				2.4V	3.0V	3.3V	
0	220	45	17	20	31	38	50
	100	100	43				
6.8	100	70	28	10	15	18	25
	47	149	78				
16	100	50	19	5	8	9	13
	47	106	47				

Table 23. s \ , Z \ ° q f w

ON/OFF x f g DACHL, LINHL, MINHL, DACHR, RINHR, MINHR bits p \ b{ HPG bit =
 "0" ($R_1=100k$) w q V C fi x M c w " +0.76dB(typ) p b{ HPG bit = "1" ($R_1=50k$) w q V DAC Z
 1 w C fi +6.76dB(typ) t ~ 8 Q b {




Figure 23. f_c w Z w C s \ (HPG bit = "0" w q V)

■ **出力レベル調整 (LOUT, ROUT pins)**

出力レベルは、 $0.475 \times AVDD$ (約 1.5V) を基準として、 $10k\Omega$ の抵抗と、PMLO bit = "1" の場合、
 ON/OFF 制御ビット DACL, LINL, MINL, DACR, RINR, MINR bits の LOG bit = "0" ($R_1=100k$),
 ATTS3-0 bits = "0FH" (0dB) の場合、 $0dB$ (typ) の場合、LOG bit = "1" ($R_1=50k$) の場合、
 DACR bit = "1" の場合、 $+6dB$ (typ) の場合、 $8Q$ の場合、




Figure 24. LOUT/ROUT の出力レベル調整 (LOG bit = "0" の場合)

■ **出力レベル調整 (LMUTE bit)**

LOUT/ROUT の出力レベルは、LMUTE bit = "0" の場合、ATTS3-0 bit の設定による (0dB ~ -30dB, 2dB step, Table 24) の場合、LMUTE bit = "1" の場合、MUTE (x: Don't care) の場合、

LMUTE	ATTS3-0	Attenuation
0	0FH	0dB
	0EH	-2dB
	0DH	-4dB
	0CH	-6dB
	:	:
	:	:
	01H	-28dB
00H	-30dB	
1	x	MUTE

Default

Table 24. LOUT/ROUT Volume ATT (x: Don't care)

■ 3D Stereo Enhancement

AK4368 x 'L f Z t 3D fiL ,hd ; (3D Stereo Enhancement) " ` b { 3D1-0 bits t 3D ; w ~ ° . ~ M (Table 25) z3D fiLwL x DP1-0 bits p ` b (Table 26) {3D1-0 bits {V pT 50ms w xz ç ; w > wh z 3D1-0 bits S | MUTEN bit ! , ` sMp < ^ M {

hz 3DCAP1, 3DCAP2, 3DCAP3 pins t x Figure 25 w O t z 4.7nF q470nF w fl ^ - ` o X i ^ M { fl ^ - w ^ S x ±20% " w w ; ` o X i ^ M { 3DCAP1, 3DCAP2, 3DCAP3 pins w / 0 Y x 20pF " t ` o X i ^ M {

3D1 bit	3D0 bit	3D ;	3D fiL Z	"
0	0	OFF		
0	1	ON	LOUT, ROUT	ç ~ C s ~
1	0	ON	HPL, HPR	ç ~ ¥ C s ~
1	1	ON	LOUT, ROUT, HPL, HPR	ç ~ ¥ C s ~

Table 25. 3D ; w ~ ° . ~

DP1 bit	DP0 bit	3D Depth
0	0	0%
0	1	50%
1	0	70%
1	1	100%

Table 26. 3D fiL Z




Figure 25. 3D ; ` Z s ~

■ ~ ° ç ... ç ‡ > (EXT mode)

1) DAC → HP-Amp




Figure 26. DAC S | HP-amp w ~ ° ç ... ç ‡ > (Don't care: Hi-Z X)

- (1) Power Supply transition time >150ns
- (2) PDN pin transition time >0
- (3) PMVCM bit transition time >0
- (4) DACHL, DACHR bits transition time >0
- (5) 3D1-0 bits transition time >0
- (6) PMHPL, PMHPR bits transition time >2ms (at 3D OFF), >50ms (at 3D ON)
- (7) HPL/R pin transition time
- (8) MUTEN bit transition time
- (9) ATTL7-0 bits transition time
- (10) ATTR7-0 bits transition time
- (11) End of the transition period

2) DAC → Lineout




Figure 27. DAC S | Lineout waveform (Don't care: Hi-Z X)

- (1) PDN pin transition delay > 150ns
- (2) PDN pin transition delay > 0
- (3) PMVCM bit transition delay > 0
- (4) 3D1-0 bits transition delay > 0
- (5) PMDAC bit transition delay > 0 (at 3D OFF) and > 0 (at 3D ON)
- (6) DAC internal state transition delay > 0 (MCKI, BICK, LRCK) U Ap b{ PMDAC bit="0" w x<=0
- (7) PMLO bit transition delay > 0
- (8) LOUT, ROUT pins transition delay > 0 (GD)
- (9) LOUT, ROUT pins transition delay > 0 (1061/fs)

3) LIN/RIN/MIN → HP-Amp, Lineout




Figure 28. LIN/RIN/MIN, HP-amp S | LOU/ROUT w ~ ° ¿ ... ϕ † > (Don't care: Hi-Z X)

- (1) PDN pin "H" t' o < ^ M { DAC ; ' s M ø z / « Ø ¿ < (MCLK, BICK, LRCK) x ~ A p b {
- (2) PDN pin "H" t' o T PMVCM bit t "1" { V p < ^ M {
- (3) PMVCM bit t "1" { V p T LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1" { V p < ^ M {
- (4) LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1" { V q LIN, RIN, MIN w / pin x 0.475 x AVDD t ^ b {
- (5) 3D ; ; b q v x z LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1" { V p T 3D1-0bits t "01", "10" h x "11" { V p X i ^ M { (Refer to Table 25)
- (6) 3D ; ; ' s M ø x z LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1" { V p 2ms ~ (VCOM pin w f l ^ - 2.2µF w ø) & l o T PMHPL, PMHPR, MUTEN, PMLO bits t "1" { V p < ^ M { 3D ; ; b ø z 3D1-0bits t "01", "10" h x "11" { V p 50ms ~ & l o T PMHPL, PMHPR, MUTEN, PMLO bits t "1" { V p < ^ M {
- (7) ¿ ~ ¥ w q j ~ U x MUTET pin w f l ^ - (C) p > z VCOM/2 p w q j ~ U (t_r) x 70k x C(typ) p b { C=1µF w ø z t_r x 70ms(typ) p b {
- (8) ¿ ~ ¥ w q j < U x MUTET pin w f l ^ - (C) p > z VCOM/2 p w q j < U (t_r) x 60k x C(typ) p b { C=1µF w ø z t_r x 60ms(typ) p b { ¿ ~ ¥ U ¶ t q j < U l o T PMHPL, PMHPR bits t "0" { V z f w LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "0" { V p < ^ M {
- (9) PMLO bit ~ 8 Q q LOU, ROUT pins t ¿ ° ¶ U Z ^ b {

■ ° ¸ ... ¸ † > (PLL Slave mode)

1) DAC → HP-Amp




Figure 29. DAC S | HP-amp w ° ¸ ... ¸ † > (Don't care: Hi-Z X)

- (1) ? o q j j ~ [z 150ns ~ & l o T PDN pin "H" t ` o < ^ M {
- (2) PDN pin "H" t ` o T PMVCM, PMPLL, PMDAC, MCKO bits t "1" { V p < ^ M {
- (3) MCKI pin t † ' « 0 ¸ « b q PLL U ^ ` b {
- (4) PLL w 0 ¸ « x Table 1 { PLL U 0 ¸ « b q MCKO pin T » « 0 ¸ « U Z ^ b {
- (5) DAC w ^ t x MCKO p * ` h / « 0 ¸ « (BICK, LRCK) U A p b { PMDAC bit = "0" w x / « 0 ¸ « > \ q U p V b { ¸ ^ ¥ x « 0 ¸ « U ^ o M s X o ^ ` b {
- (6) PLL U 0 ¸ « ` o T DACHL, DACHR bits t "1" { V p < ^ M {
- (7) 3D ; ; b q V x z DACHL, DACHR bits t "1" { V p T 3D1-0 bits t "10" { V p X i ^ M {
- (8) 3D ; ; ` s M o x z DACHL, DACHR bits t "1" { V p 2ms ~ (VCOM pin w f l ^ - 2.2µF w ø) & l o T PMHPL, PMHPR, MUTEN bits t "1" { V p < ^ M { 3D ; ; b ø x z 3D1-0 bits t "10" { V p 50ms ~ & l o T PMHPL, PMHPR, MUTEN bits t "1" { V p < ^ M {
- (9) ¸ ^ ¥ w q j j ~ U x MUTET pin w f l ^ - (C) p > z VCOM/2 p w q j j ~ U (t_r) x 70k x C(typ) p b { C=1µF w ø z t_r x 70ms(typ) p b {
- (10) ¸ ^ ¥ w q j j < U x MUTET pin w f l ^ - (C) p > z VCOM/2 p w q j j < U (t_r) x 60k x C(typ) p b { C=1µF w ø z t_r x 60ms(typ) p b { ¸ ^ ¥ U ¶ t q j j < U l o T PMHPL, PMHPR t "0" { V z f w DACL, DACR bits t "0" z 3D1-0 bits t "00" { V p < ^ M {
- (11) ^ · » t 0 b ~ ø < Z x 22/fs (=499µs @ fs=44.1kHz) w (GD) , j b {
- (12) ^ · » Æ w > x ATS bit p p V b { s 8 x 1061/fs (=24ms @ fs=44.1kHz) p b {
- (13) ¸ ^ ¥ U ¶ t q j j < U l o T ? o OFF ` o < ^ M {

2) DAC → Lineout




Figure 30. DAC S | Lineout waveform (Don't care: Hi-Z X)

- (1) Power supply rise time > 150ns
- (2) PDN pin "H" transition
- (3) MCKI pin transition
- (4) PLL start-up time (Table 1) and MCKO pin transition
- (5) DAC start-up time (BICK, LRCK) and PMDAC bit = "0" transition
- (6) PLL start-up time and DACL, DACR bits transition
- (7) 3D ; ; DACL, DACR bits transition
- (8) PMLO bit transition
- (9) PMLO bit ~ 80% LOU, ROUT pins transition
- (10) 22/fs (=499µs@fs=44.1kHz) (GD)
- (11) 1061/fs (=24ms@fs=44.1kHz)

3) LIN/RIN/MIN → HP-Amp, Lineout




Figure 31. LIN/RIN/MIN, HP-amp S | LOU/ROUT w ~ ° ç ... ç ‡ > (Don't care: Hi-Z X)

- (1) PDN pin "H" t' o < ^ M { DAC ; ' s M ø z / « Ø ç < (MCLK, BICK, LRCK) x ~ A p b {
- (2) PDN pin "H" t' o T PMVCM bit t "1" { V p < ^ M {
- (3) PMVCM bit t "1" { V p T LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1" { V p < ^ M {
- (4) LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1" { V q LIN, RIN, MIN w / pin x 0.475 x AVDD t ^ b {
- (5) 3D ; ; b q v x z LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1" { V p T 3D1-0bits t "01", "10" h x "11" { V p X i ^ M { (Refer to Table 25)
- (6) 3D ; ; ' s M ø x z LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1" { V p 2ms ~ (VCOM pin w f l ^ - 2.2µF w ø) & l o T PMHPL, PMHPR, MUTEN, PMLO bits t "1" { V p < ^ M { 3D ; ; b ø z 3D1-0bits t "01", "10" h x "11" { V p 50ms ~ & l o T PMHPL, PMHPR, MUTEN, PMLO bits t "1" { V p < ^ M {
- (7) ç ~ ¥ w q j ~ U x MUTET pin w f l ^ - (C) p > z VCOM/2 p w q j ~ U (t_r) x 70k x C(typ) p b { C=1µF w ø z t_r x 70ms(typ) p b {
- (8) ç ~ ¥ w q j < U x MUTET pin w f l ^ - (C) p > z VCOM/2 p w q j < U (t_r) x 60k x C(typ) p b { C=1µF w ø z t_r x 60ms(typ) p b { ç ~ ¥ U ¶ t q j < U l o T PMHPL, PMHPR bits t "0" { V z f w LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "0" { V p < ^ M {
- (9) PMLO bit ~ 8Q q LOU, ROUT pins t ç ° ¶ U Z ^ b {

■ AK4368 (PLL Master Mode)

1) DAC → HP-Amp




Figure 32 DAC S | HP-amp w ~ ° ç ... ç ‡ > (Don't care: Hi-Z X)

- (1) Power Supply transition time >150ns
- (2) PDN pin "H" transition time PMVCM, PMPLL, PMDAC, MCKO, M/S bits t "1" {V p < ^M {
- (3) MCKI pin t ‡ ' «Øç« b q PLL U ^ ' b {
- (4) PLL wØç« x Table 1 { PLL UØç«b q BICK, LRCK, MCKO pin T <«Øç« Z ^ b {
- (5) PLL UØç« 'oT DACHL, DACHR bits t "1" {V p < ^M {
- (6) 3D ; ; b qVxz DACHL, DACHR bits t "1" {V pT 3D1-0 bits t "10" {V pX i ^M {
- (7) 3D ; ; 'sM øxz DACHL, DACHR bits t "1" {V p 2ms ~ (VCOM pin wfl ^ - 2.2µF w ø) & loT PMHPL, PMHPR, MUTEN bits t "1" {V p < ^M { 3D ; ; b ø xz3D1-0bits t "10" {V p 50ms ~ & loT PMHPL, PMHPR, MUTEN bits t "1" {V p < ^M {
- (8) ç - ¥ wqj~U x MUTET pin wfl ^ - (C) p > z VCOM/2 pwqj~U (t_r) x70k x C(typ) pb { C=1µF w øz t_r x70ms(typ) pb {
- (9) ç - ¥ wqj<U x MUTET pin wfl ^ - (C) p > z VCOM/2 pwqj<U (t_r) x60k x C(typ) pb { C=1µF w øz t_r x60ms(typ) pb { ç - ¥ U ¶tqj<U loT PMHPL, PMHPR t "0" {V zfw DACL, DACR bits t "0" z 3D1-0bits t "00" {V p < ^M {
- (10) ^ · » t0b ~Ø<Z x 22/fs(=499µs@fs=44.1kHz) w (GD) , j b {
- (11) ^ · » Æ w > x ATS bit p pV b {s8 x 1061/fs(=24ms@fs=44.1kHz) pb {
- (12) ç - ¥ U ¶tqj<U loT ?o OFF 'o < ^M {

2) DAC → Lineout




Figure 33. DAC S | Lineout waveform (Don't care: Hi-Z X)

- (1) PDN pin "H" transition delay time > 150ns
- (2) PDN pin "H" transition delay time PMVCM, PMPLL, PMDAC, MCKO, M/S bits "1" {V p<^M}
- (3) MCKI pin transition delay time PLL U ^ ' b{
- (4) PLL w 0 z < x Table 1 { PLL U 0 z < b q BICK, LRCK, MCKO pin T < 0 z < Z ^ b{
- (5) PLL U 0 z < ' o T DACL, DACR bits t "1" {V p<^M}
- (6) 3D ; ; b q V x z DACL, DACR bits t "1" {V p T 3D1-0 bits t "01" {V p X i ^ M{
- (7) PMLO bit t "1" {V p<^M}
- (8) PMLO bit ~ 8 Q q LOUT, ROUT pins t z ° ¶ U Z ^ b{
- (9) ^ · » t 0 b ~ 0 < Z x 22/fs(=499µs@fs=44.1kHz) w (GD) , j b{
- (10) ^ · » Æ w > x ATS bit p p V b { s 8 x 1061/fs(=24ms@fs=44.1kHz) p b{

3) LIN/RIN/MIN → HP-Amp, Lineout




Figure 34. LIN/RIN/MIN, HP-amp S | LOUT/ROUT w ~ ° ç ... ç † >
(Don't care: Hi-Z X)

- (1) PDN pin "H" t 'o < ^ M { DAC ; 's M ø z / « Ø ç
«(MCLK, BICK, LRCK) x ~ A p b {
- (2) PDN pin "H" t 'o T PMVCM bit t "1" { V p < ^ M {
- (3) PMVCM bit t "1" { V p T LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1"
{ V p < ^ M {
- (4) LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1" { V q LIN, RIN, MIN w / pin
x 0.475 x AVDD t ^ b {
- (5) 3D ; ; b q V x z LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1" { V
p T 3D1-0bits t "01", "10" h x "11" { V p X i ^ M { (Refer to Table 25)
- (6) 3D ; ; 's M ø x z LINHL, MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "1" { V
p 2ms ~ (VCOM pin w f l ^ - 2.2µF w ø) & l o T PMHPL, PMHPR, MUTEN, PMLO bits t
"1" { V p < ^ M { 3D ; ; b ø z 3D1-0bits t "01", "10" h x "11" { V p 50ms
~ & l o T PMHPL, PMHPR, MUTEN, PMLO bits t "1" { V p < ^ M {
- (7) ç ~ ¥ w q j ~ U x MUTET pin w f l ^ - (C) p > z VCOM/2 p w q j ~ U
(t_r) x 70k x C(typ) p b { C=1µF w ø z t_r x 70ms(typ) p b {
- (8) ç ~ ¥ w q j < U x MUTET pin w f l ^ - (C) p > z VCOM/2 p w q j < U
(t_r) x 60k x C(typ) p b { C=1µF w ø z t_r x 60ms(typ) p b {
ç ~ ¥ U ¶ t q j < U l o T PMHPL, PMHPR bits t "0" { V z f w LINHL,
MINHL, RINHR, MINHR, LINL, MINL, RINR, MINR bits t "0" { V p < ^ M {
- (9) PMLO bit ~ 8 Q q LOUT, ROUT pins t ç ° ¶ U Z ^ b {

■ 3-pin I2C (I2C pin = "L")

(1) 3-pin I2C (I2C pin = "L")
 I/F : CSN, CCLK, CDTI
 Chip address(2bits, "01"), Read/Write(1bit, Fixed to "1", Write only), Register address(MSB first, 5bits), Control data(MSB first, 8bits)
 CCLK: 16-bit, 5MHz(max)
 PDN pin = "L"




Figure 35.3 3-pin I2C I/F

(2) I²C (I2C pin = "H")
 AK4368 (max:400kHz, Ver1.0)

(2)-1. WRITE

Figure 36 shows the I²C write sequence. The sequence starts with a START condition, followed by the Slave Address (7bit), the Sub Address (7bit), and the Data (6bit). The R/W bit is set to "0" for write. The sequence ends with an ACKNOWLEDGE condition.

Figure 38 shows the H2 pin output. The output is high for the first 3 bits and then low for the remaining 5 bits. This indicates a STOP condition.

Figure 39 shows the H3 pin output. The output is high for the first 3 bits and then low for the remaining 5 bits. This indicates a STOP condition.

Figure 44 shows the SDA pin output. The output is high for the first 6 bits and then low for the remaining 2 bits. This indicates a STOP condition.




Figure 36. I²C write sequence

0	0	1	0	0	0	CAD0	R/W
---	---	---	---	---	---	------	-----

(CAD0 pin output)
 Figure 37. H1 pin output

0	0	0	A4	A3	A2	A1	A0
---	---	---	----	----	----	----	----

Figure 38. H2 pin output

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

Figure 39. H3 pin output

(2)-2. READ ,'

R/W = "1" w øz AK4368 xREAD ^ M b{f ^ h ^ w ^ »UZ ^ h z
 »U > E ø c< t \Rb qz- ^ U \$t « ^ z" w ^
 ^ w ^ » ; Zb \qUpV b{ ^ "0CH" w ^ » ; Z 'h z ^ t" w ^
 ; Zb øtx ^ "00H" w ^ »U ; Z ^ b{

AK4368 xSL ~ ^ q ... ^ w 2 mw READ ,' ,l oM b{

(2)-2-1. SL ~ ^

AK4368 x" t ^ Sç » ,l oS z SL ~ ^ ^ px \w Sç » pf ^ h
 ^ w ^ » ; Z ' b{ " w ^ Sç » x7 t « . 'h ^ w ^
 ^ , ' oM b{ « Qyz7 t « . (READ p WRITE p) 'h ^ U "n" pK zfw SL
 ^ ^ ^ l h øz ^ "n+1" w ^ »U ; Z ^ b{ SL ~ ^ ^ p
 xz AK4368 xREAD , 'w ^ ^ (R/W="1") w t0 'o< t \R 'z" w « ø ; « T
 " w ^ Sç » pf ^ h ^ » Z 'hwj" Sç » l m « ^ bG ^
 »UZ ^ h J »U< t \Rdc > E ø qz READ ^ x4 ' b{




Figure 40. CURRENT ADDRESS READ ,'

(2)-3-2. ... ^

... ^ t w ^ w ^ » ; Zb \qUpV b{ ... ^
 ^ xREAD , 'w ^ ^ (R/W bit="1") b t t z... w WRITE , ' b AUK
 b{ ... ^ ^ px7st E 'z" t WRITE , 'w ^ ^ (R/W =
 "0") z ; Zb ^ q" ^ b{ AK4368 U \w ^ t0 'o< t \R 'h z 6
 ø Ez READ , 'w ^ ^ (R/W bit="1") ^ b{ AK4368 x \w ^ ^ w
 t0 'o< t \R 'z f ^ h ^ w ^ » Z 'z" ^ Sç » l m «
 ^ b{ ^ »UZ ^ h z »U « ° ; \Rdc > E ø qz READ ^ x4
 ^ b{




Figure 41. RANDOM ADDRESS READ ,'




Figure 42. $t_{SCL} > t_{SDA}$




Figure 43. $t_{ACK} < t_{SCL}$




Figure 44. $t_{SCL} \sim t_{SDA}$

■ 表 2-10

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Power Management	0	PMPLL	PML0	MUTEN	PMHPR	PMHPL	PMDAC	PMVCM
01H	PLL Control	FS3	FS2	FS1	FS0	PLL3	PLL2	PLL1	PLL0
02H	Clock Control	0	0	M/S	MCKAC	BF	PS0	PS1	MCKO
03H	Mode Control 0	0	MONO1	MONO0	BCKP	LRP	DIF2	DIF1	DIF0
04H	Mode Control 1	ATS	DATTC	LMUTE	SMUTE	BST1	BST0	DEM1	DEM0
05H	DAC Lch ATT	ATTL7	ATTL6	ATTL5	ATTL4	ATTL3	ATTL2	ATTL1	ATTL0
06H	DAC Rch ATT	ATTR7	ATTR6	ATTR5	ATTR4	ATTR3	ATTR2	ATTR1	ATTR0
07H	Headphone Out Select	0	HPG	MINHR	MINHL	RINHR	LINHL	DACHR	DACHL
08H	Lineout Select	0	LOG	MINR	MINL	RINR	LINL	DACR	DACL
09H	Lineout ATT	0	0	0	0	ATTS3	ATTS2	ATTS1	ATTS0
0AH	ALC Mode Control 1	REF7	REF6	REF5	REF4	REF3	REF2	REF1	REF0
0BH	ALC Mode Control 2	0	0	ALC	ROTM1	ROTM0	LMAT1	LMAT0	RATT
0CH	3D Control	0	0	0	0	DP1	DP0	3D1	3D0

PDN pin = "L" z 1 表 2-10 » x { V ~ D p b {
 PDN pin "L" t b q z 表 2-10 » x s 8 = ^ b {
 0DH T 1FH p x { V ~ D p b {
 "0" p f ^ h ~ z ~ w "1" w { V x - > p b {

■ 00H

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Power Management	0	PMPLL	PMLO	MUTEN	PMHPR	PMHPL	PMDAC	PMVCM
	R/W	RD	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

PMVCM: VCOM w⁰ . ~
 0: Power OFF (Default)
 1: Power ON

PMDAC: DAC w⁰ . ~
 0: Power OFF (Default)
 1: Power ON
 OFF T ON t ! , `h øx ^ h ATT swE . »w"0p⁰ ¿ ^ b{

PMHPL: Lch ¿ - ¥ w⁰ . ~
 0: Power OFF (Default)
 1: Power ON

PMHPR: Rch ¿ - ¥ w⁰ . ~
 0: Power OFF (Default)
 1: Power ON

MUTEN: ¿ - ¥ w E ~fl ~Ø
 0: E ~ (Default) { Z x HVSS(0V) ts b{
 1: E ^ { Z w DC ?yx 0.475 x AVDD ts b{

PMLO: ¿ E f ¿ w⁰ . ~
 0: Power OFF (Default) { Z x Hi-Z ts b{
 1: Power ON

PMPLL: PLL w⁰ . ~
 0: Power OFF: EXT mode (Default)
 1: Power ON: PLL mode

\w -E w¿¿ ON/OFF "1"/"0" £b \qp \$t⁰ ...¿ b \qUpV b{
 h z PDN pin "L" tb \qpzE . » w t c¶s[~] St⁰ ...¿ pV b{\
 w øzE . » xs8 = ^ b{
 h z PMVCM, PMDAC, PMHPL, PMHPR, PMLO, PMPLL, MCKO bits b o "0" tb \qpz¶s[~]
 St⁰ ...¿ b \qUpV b{\wqV E . »w"0x- , ^ oM b{« ?vx
 20µA(typ) swpz ¶t# ¿ ~...¿ (typ. 1µA) b tx PDN pin = "L" q `o < ^ M{

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
01H	PLL Control	FS3	FS2	FS1	FS0	PLL3	PLL2	PLL1	PLL0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	1	0	0	0	0	0	0	0

FS3-0: - < * : w < R
 PLL mode: Table 2
 EXT mode: Table 6

PLL3-0: MCKI * : w < R
 PLL mode: Table 1
 EXT mode: ` fi

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
02H	Clock Control	0	0	M/S	MCKAC	BF	PS0	PS1	MCKO
R/W		RD	RD	R/W	R/W	R/W	R/W	R/W	R/W
Default		0	0	0	0	0	0	0	0

MCKO: MCKO bit
 0: Disable (Default)
 1: Enable

PS1-0: MCKO * :
 PLL mode: Table 3
 EXT mode: Table 7

BF: BICK * :w { 32fs ~ 64fs }
 0: 32fs (Default)
 1: 64fs

MCKAC: MCLK -
 0: CMOS (Default)
 1: AC S <

M/S: > / { 0: (Default)
 1: > -

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
03H	Mode Control 0	0	MONO1	MONO0	BCKP	LRP	DIF2	DIF1	DIF0
R/W		RD	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default		0	0	0	0	0	0	1	0

DIF2-0: f ^ f ^ > > £ ¥ ç ~ w (Table 11)
 Default: "010" (Mode 2)

LRP: LRCK ^ Q (£ -)
 0: £ (Default)
 1: S 8

BCKP: BICK ^ Q (£ -)
 0: £ (Default)
 1: S 8

MONO1-0: ' † < (Table 21)
 Default: "00" (LR)

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
04H	Mode Control 1	ATS	DATTC	LMUTE	SMUTE	BST1	BST0	DEM1	DEM0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	1	0	0	0	0	1

DEM1-0: $\text{DAC Lch ATT} \{ \text{ATTL7-0 bits} \}$ (Table 19)
 Default: "01" (OFF)

BST1-0: $\text{DAC Rch ATT} \{ \text{ATTR7-0 bits} \}$ (Table 20)
 Default: "00" (OFF)

SMUTE: $\text{DAC Lch ATT} \{ \text{ATTL7-0 bits} \}$
 0: $\text{DAC Lch ATT} \{ \text{ATTL7-0 bits} \}$ (Default)
 1: $\text{DAC Lch ATT} \{ \text{ATTL7-0 bits} \}$

LMUTE: $\text{LOUT/ROUT} \{ \text{ATTS3-0 bits} \}$ (Table 24)
 0: $\text{LOUT/ROUT} \{ \text{ATTS3-0 bits} \}$
 1: Mute $\{ \text{ATTS3-0 bits} \}$ (Default)

DATTC: $\text{DAC Lch ATT} \{ \text{ATTL7-0 bits} \}$
 0: Independent (Default)
 1: Dependent
 "0" pLch, Rch w $\text{DAC Lch ATT} \{ \text{ATTL7-0 bits} \}$ "1" pLch w $\text{DAC Rch ATT} \{ \text{ATTR7-0 bits} \}$
 != ' b { ' ' DATTC bit = "1" w $\text{DAC Rch ATT} \{ \text{ATTR7-0 bits} \}$ bit t x $\text{DAC Lch ATT} \{ \text{ATTL7-0 bits} \}$ bit w x { V d {

ATS: $\text{DAC Lch ATT} \{ \text{ATTL7-0 bits} \}$ (Table 18)
 0: 1061/fs (Default)
 1: 7424/fs

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
05H	DAC Lch ATT	ATTL7	ATTL6	ATTL5	ATTL4	ATTL3	ATTL2	ATTL1	ATTL0
06H	DAC Rch ATT	ATTR7	ATTR6	ATTR5	ATTR4	ATTR3	ATTR2	ATTR1	ATTR0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

ATTL7-0: $\text{DAC Lch ATT} \{ \text{ATTL7-0 bits} \}$ (Table 17)
 ATTR7-0: $\text{DAC Rch ATT} \{ \text{ATTR7-0 bits} \}$ (Table 17)
 Default: "00H" (MUTE)

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
07H	Headphone Out Select	0	HPG	MINHR	MINHL	RINHR	LINHL	DACHR	DACHL
	R/W	RD	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

DACHL: DAC wLch wZ 1 2 3 4 5 6 7 Lch tC ` b {
 0: OFF (Default)
 1: ON

DACHR: DAC wRch wZ 1 2 3 4 5 6 7 Rch tC ` b {
 0: OFF (Default)
 1: ON

LINHL: LIN pin T ^ h 1 2 3 4 5 6 7 Lch tC ` b {
 0: OFF (Default)
 1: ON

RINHR: RIN pin T ^ h 1 2 3 4 5 6 7 Rch tC ` b {
 0: OFF (Default)
 1: ON

MINHL: MIN pin T ^ h 1 2 3 4 5 6 7 Lch tC ` b {
 0: OFF (Default)
 1: ON

MINHR: MIN pin T ^ h 1 2 3 4 5 6 7 Rch tC ` b {
 0: OFF (Default)
 1: ON

HPG: DAC → HPL/R Gain
 0: +0.76dB (Default)
 1: +6.76dB

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
08H	Lineout Select	0	LOG	MINR	MINL	RINR	LINL	DACR	DACL
	R/W	RD	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

DACL: DAC wLch wZ ĩ LOUT Z tC ` b{
 0: OFF (Default)
 1: ON

DACR: DAC wRch wZ ĩ ROUT Z tC ` b{
 0: OFF (Default)
 1: ON

LINL: LIN pin T ^ h ĩ LOUT Z tC ` b{
 0: OFF (Default)
 1: ON

RINR: RIN pin T ^ h ĩ ROUT Z tC ` b{
 0: OFF (Default)
 1: ON

MINL: MIN pin T ^ h ĩ LOUT Z tC ` b{
 0: OFF (Default)
 1: ON

MINR: MIN pin T ^ h ĩ ROUT Z tC ` b{
 0: OFF (Default)
 1: ON

LOG: DAC → LOUT/ROUT Gain
 0: 0dB (Default)
 1: +6dB

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
09H	Lineout ATT	0	0	0	0	ATTS3	ATTS2	ATTS1	ATTS0
	R/W	RD	RD	RD	RD	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

ATTS3-0: LOUT/ROUT T Z ^ ĩ wn0 w (Table 24)
 Default: LMUTE bit = "1", ATTS3-0 bits = "0000" (MUTE)

ATTS3-0 bit w × LMUTE bit U "0" w qVt fits b{

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
0AH	ALC Mode Control 1	REF7	REF6	REF5	REF4	REF3	REF2	REF1	REF0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	1	0	0	1	0	0	0	1

REF7-0: ALC REF_n , 0.375dB step, 81 level, Default: "91H" (Table 15)

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
0BH	ALC Mode Control 2	0	0	ALC	ROTM1	ROTM0	LMAT1	LMAT0	RATT
	R/W	RD	RD	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	1	0	0	0

RATT: ALC RATT (Table 14)

LMAT1-0: ALC LMAT_n ATT ATT_n (Table 13)

ROTM1-0: ALC ROTM_n ; ROTM_n (Table 12)

ALC: ALC

0: ALC Disable (Default)

1: ALC Enable

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
0CH	3D Control	0	0	0	0	DP1	DP0	3D1	3D0
	R/W	RD	RD	RD	RD	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

3D1-0: 3D Stereo Enhancement Enable (Table 25)


Default: "00" (Disable)

DP1-0: 3D Depth (Table 26)

Default: "00" (0%)




Figure 45 t ` b{0.\$sss~mMox A; - `o<^M{



- <<:
- AK4368 wAVSS, PVSS, DVSS, HVSS q*%fl ~0 sw< -x Zo ϕ `o<^M{
- ^ ·» - xf t `sMp<^M{
- EXT - (PMPLL bit = "0") w øz VCOC pin xf p~M d {
- PLL - (PMPLL bit = "1") w øz Cp qRp xTable 1 w Ot `o<^M{
- » -p ;b øz M/S bit t "1" U{V pz AK4368 wLRCK, BICK pins x
- Ø ´ <w 6pb{fwh z AK4368 wLRCK, BICK pins t100kΩ Sw ¿ K
- Mx ...ϕ - AUK b{

Figure 45. † ´ \$ (MCLK tAC S¿ < p `h ø)



■ P ~ ズ' 7

ズ' 7 . P : / ' + % % .
 » † P : BT ㄣ .
 R > P : SnAgCu

OAs« ~

- {tGL^ ha...zt|za...w 7tmV `oxza...~†wh t' sX!,b \
qUK b{HM `oz] ; U|wMtxz {t L`h CU7 w wpK \q
rpzK Mx 3 rpt}< <^M{
- {t L^ h C~\$ w ;tI...`hH~ wt b Vz» t Vzfw wV
bt0b 1 tmV `oxzp xfwy O wpxK d wpz] <^M{
- {GLa...Uz 8t|z u gOt tæ¿ (¿)t pb øz
Zb Mt Ot,nX Z DU Apb{
- ' ;+z ¶ z f;;+zj M ;;+srzfw ~;+w . ^~
Uz hx cz\,z .zR s OGs t b\qU£ ' ^
Os^ o M TQ A{^ ;Mt a... ;^ øxz c~tt Efl
w{ t S <^M{
- \w { ct\O`h;Mt a... ;^ h øz xzfw ;T \c
swy ~ O wpxK d wp] <^M{
- S17w8 st \w« ~ w O ct`G;Mt a...U ;^ zfw ;T
sU\ah øx¶toS17to] r hx4 `o V bwp] <^M {